Electronic Components Datasheet Search |
|
XC2288H Datasheet(PDF) 55 Page - Infineon Technologies AG |
|
XC2288H Datasheet(HTML) 55 Page - Infineon Technologies AG |
55 / 151 page XC2288H, XC2289H XC2000 Family / High Line Functional Description Data Sheet 55 V1.3, 2011-07 This common memory space consists of 16 Mbytes organized as 256 segments of 64 Kbytes; each segment contains four data pages of 16 Kbytes. The entire memory space can be accessed bytewise or wordwise. Portions of the on-chip DPRAM and the register spaces (ESFR/SFR) additionally are directly bit addressable. The internal data memory areas and the Special Function Register areas (SFR and ESFR) are mapped into segment 0, the system segment. The Program Management Unit (PMU) handles all code fetches and, therefore, controls access to the program memories such as Flash memory and PSRAM. The Data Management Unit (DMU) handles all data transfers and, therefore, controls access to the DSRAM and the on-chip peripherals. Both units (PMU and DMU) are connected to the high-speed system bus so that they can exchange data. This is required if operands are read from program memory, code or data is written to the PSRAM, code is fetched from external memory, or data is read from or written to external resources. These include peripherals on the LXBus such as USIC or MultiCAN. The system bus allows concurrent two-way communication for maximum transfer performance. Up to 112 Kbytes of on-chip Program SRAM (PSRAM) are provided to store user code or data. The PSRAM is accessed via the PMU and is optimized for code fetches. A section of the PSRAM with programmable size can be write-protected. Note: The actual size of the PSRAM depends on the quoted device type. Dualport RAM (DPRAM) 00’F600 H 00’FDFF H 2 Kbytes Reserved for DPRAM 00’F200 H 00’F5FF H 1 Kbytes ESFR area 00’F000 H 00’F1FF H 0.5 Kbytes XSFR area 00’E000 H 00’EFFF H 4 Kbytes Data SRAM (DSRAM) 00’8000 H 00’DFFF H 24 Kbytes External memory area 00’0000 H 00’7FFF H 32 Kbytes 1) Accesses to the shaded areas are reserved. In devices with external bus interface these accesses generate external bus accesses. 2) The areas marked with “<” are slightly smaller than indicated, see column “Notes”. 3) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0’F000 H to C0’FFFFH). 4) Several pipeline optimizations are not active within the external IO area. This is necessary to control external peripherals properly. Table 8 XC228xH Memory Map (cont’d) 1) Address Area Start Loc. End Loc. Area Size 2) Notes |
Similar Part No. - XC2288H_11 |
|
Similar Description - XC2288H_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |