Electronic Components Datasheet Search |
|
IDT72V3622 Datasheet(PDF) 23 Page - Integrated Device Technology |
|
IDT72V3622 Datasheet(HTML) 23 Page - Integrated Device Technology |
23 / 29 page 23 COMMERCIAL TEMPERATURERANGE IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 NOTE: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then IRB may transition HIGH one CLKB cycle later than shown. Figure 14. IRB Flag Timing and First Available Write when FIFO2 is Full (FWFT Mode) CSA ORA W/ RA MBA ENA A0- A35 CLKA IRB CLKB CSB 4660 drw 16 W/RB B0 - B35 MBB ENB 12 tCLK tCLKH tCLKL tENS2 tENH tA tSKEW1 tCLK tCLKH tCLKL tWEF tENS2 tENS2 tENH tENH tDS tDH To FIFO2 Previous Word in FIFO2 Output Register Next Word From FIFO2 FIFO2 FULL LOW LOW LOW HIGH LOW LOW (1) Write tWEF |
Similar Part No. - IDT72V3622 |
|
Similar Description - IDT72V3622 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |