www.ti.com

Input

Generator

50

Ω

3 V

S1

3 V

1.5 V

1.5 V

2.3 V

0.5 V

≈ 3 V

0 V

± 1%

and Instrumentation

Capacitance

D

A

B

DE

≈ 3 V

A

B

R

2

Input

Generator

50

Ω

1.5 V

0 V

1.5 V

1.5 V

3 V

1.5 V

10%

1.5 V

90%

and Instrumentation

Capacitance

A

B

RE

R

0 V

90%

10%

SN65HVD10-EP,, SN65HVD11-EP

SN65HVD12-EP

SGLS278E – DECEMBER 2004 – REVISED SEPTEMBER 2007

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms

Figure 8. Receiver Voltage and Current Definitions

Figure 9. Receiver Switching Test Circuit and Voltage Waveforms

10

Submit Documentation Feedback

Copyright © 2004–2007, Texas Instruments Incorporated

Product Folder Link(s): SN65HVD10-EP SN65HVD11-EP SN65HVD12-EP