Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCA9554 Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. PCA9554
Description  8-bit I2C and SMBus I/O port with interrupt
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9554 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCA9554 Datasheet HTML 2Page - NXP Semiconductors PCA9554 Datasheet HTML 3Page - NXP Semiconductors PCA9554 Datasheet HTML 4Page - NXP Semiconductors PCA9554 Datasheet HTML 5Page - NXP Semiconductors PCA9554 Datasheet HTML 6Page - NXP Semiconductors PCA9554 Datasheet HTML 7Page - NXP Semiconductors PCA9554 Datasheet HTML 8Page - NXP Semiconductors PCA9554 Datasheet HTML 9Page - NXP Semiconductors PCA9554 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
Philips Semiconductors
Product data sheet
PCA9554/PCA9554A
8-bit I2C and SMBus I/O port with interrupt
2004 Sep 30
6
SIMPLIFIED SCHEMATIC OF I/O0 TO I/O7
WRITE PULSE
DATA FROM
SHIFT REGISTER
VDD
I/O0 TO I/O7
VSS
WRITE
CONFIGURATION
PULSE
D
CK
FF
Q
D
CK
Q
FF
D
CK
Q
FF
D
CK
Q
FF
INPUT PORT
REGISTER
POLARITY
INVERSION
REGISTER
OUTPUT
PORT
REGISTER
DATA FROM
SHIFT REGISTER
DATA FROM
SHIFT REGISTER
WRITE
POLARITY
PULSE
CONFIGURATION
REGISTER
OUTPUT PORT
REGISTER DATA
INPUT PORT
REGISTER DATA
POLARITY
REGISTER DATA
READ PULSE
SU01472
Q
Q
Q
Q
TO INT
100 k
Q1
Q2
NOTE:
At Power-on Reset, all registers return to default values.
Figure 4. Simplified schematic of I/O0 to I/O7
I/O port
When an I/O is configured as an input, FETs Q1 and Q2 are off,
creating a high-impedance input with a weak pull-up (100 k
Ω typ.) to
VDD. The input voltage may be raised above VDD to a maximum of
5.5 V.
If the I/O is configured as an output, then either Q1 or Q2 is enabled,
depending on the state of the output port register. Care should be
exercised if an external voltage is applied to an I/O configured as an
output because of the low impedance paths that exist between the
pin and either VDD or VSS.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn