Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

ISD5116S Datasheet(PDF) 31 Page - Winbond

Part No. ISD5116S
Description  Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability
Download  57 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  WINBOND [Winbond]
Homepage  http://www.winbond.com
Logo 

ISD5116S Datasheet(HTML) 31 Page - Winbond

Zoom Inzoom in Zoom Outzoom out
 31 / 57 page
background image
Page 30
3. Erase digital data
1. Host executes I
2C START
2. Send Slave Address with R/W bit = “0” (Write)
3. Slave responds back with an ACK
4. Wait for SCL to go HIGH
5. Host sends a byte to Slave - (Command Byte = D1)
6. Slave responds with an ACK
7. Wait for SCL to go HIGH
8. Host sends a byte to Slave - (High Address Byte)
9. Slave responds with an ACK.
10. Wait for SCL to go HIGH
11. Host sends a byte to Slave - (Low Address Byte)
12. Slave responds with an ACK
13. Wait for SCL to go HIGH
14. Host executes I
2C STOP
15. Host counts RAC cycles to track where the chip is in the erase operation.
16. Host determines erase of final row has begun
17. Host executes I
2C START
18. Send Slave Address with R/W bit = “0” (Write)
19. Slave responds back with an ACK
20. Wait for SCL to go HIGH
21. Host sends a byte to Slave - (Command Byte = 80)
22. Slave responds back with an ACK
23. Wait for SCL to go HIGH
24. Host executes I
2C STOP
A
S
SLAVE ADDRESS
W
Command Byte
D1h
A
DATA
A
DATA
A
High Addr. Byte
Low Addr. Byte
A
S
SLAVE ADDRESS
W
P
Command Byte
80h
Erase starts on falling
edge of Slave
acknowledge
Note 2
"N" RAC cycles
Note 3.
Last erased row
Note 4.
A
P
Notes
1. Erase operations must be addressed on a Row boundary. The 5 LSB bits of the Low
Address Byte will be ignored.
2. I2C bus is released while erase proceeds. Other devices may use the bus until it is
time to execute the STOP command that causes the end of the Erase operation.
3. Host processor must count RAC cycles to determine where the chip is in the erase
process, one row per RAC cycle. RAC pulses LOW for 0.25 microsecond at the end
of each erased row. The erase of the "next" row begins with the rising edge of RAC.
See the Digital Erase RAC timing diagram on page 32.
4. When the erase of the last desired row begins, the following STOP command
(Command Byte = 80 hex) must be issued. This command must be completely given,
including receiving the ACK from the Slave before the RAC pin goes HIGH .25
microseconds before the end of the row.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn