 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IS66WVE1M16EALL-70BLI Datasheet(PDF) 24 Page - Integrated Silicon Solution, Inc |
|
||||||||||||||||||||||||||||||
IS66WVE1M16EALL-70BLI Datasheet(HTML) 24 Page - Integrated Silicon Solution, Inc |
|
|
24 / 34 page 
24 IS66/67WVE1M16EALL/EBLL/ECLL IS66/67WVE1M16TALL/TBLL/TCLL Rev. C | Oct. 2015 www.issi.com - SRAM@issi.com Table14 . Load Configuration Register Timing Requirements Symbol Parameter -55 -70 Unit Note Min Max Min Max tAS Address setup time 0 0 ns tAW Address valid to end of write 55 70 ns tCDZZ Chip deselect to ZZ# LOW 5 5 ns tCPH CE# HIGH time during write 5 5 ns tCW Chip enable to end of write 55 70 ns tWC Write cycle time 55 70 ns tWP Write pulse width 46 46 ns 2 tWR Write recovery time 0 0 ns 1 tZZWE ZZ# LOW to WE# LOW 10 500 10 500 ns Symbol Parameter -55 -70 Unit Notes Min Max Min Max tCDZZ Chip deselect to ZZ# LOW 5 5 ns tR Deep Power-down recovery 150 150 us tZZ(MIN) Minimum ZZ# pulse width 10 10 us Table15 . DPD Timing Requirements Symbol Parameter -55 -70 Unit Notes Min Max Min Max tPU Initialization Period (required before normal operations) 150 150 us Table16 . Initialization Timing Requirements Notes: 1. Write address is valid prior to or coincident with CE# LOW transition and is valid prior to or coincident with CE# HIGH transition. 2. WE# LOW must be limited to tCEM. |
|
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
