Electronic Components Datasheet Search |
|
TUSB2077A Datasheet(PDF) 4 Page - Texas Instruments |
|
TUSB2077A Datasheet(HTML) 4 Page - Texas Instruments |
4 / 26 page PWRON7 DP6 DM6 OVRCUR6 PWRON6 DP5 DM5 OVRCUR5 PWRON5 DP4 DM4 OVRCUR4 36 35 34 33 32 31 30 29 28 27 26 25 1 2 3 4 5 6 7 8 9 10 11 12 SUSPND DP0PUR DP0 DM0 GND RESET EECLK EEDATA/GANGED VCC BUSPWR PWRON1 OVRCUR1 NC - No internal connection TUSB2077A SLLS414F – MARCH 2000 – REVISED AUGUST 2015 www.ti.com 6 Pin Configuration and Functions PT Package 48-Pin LQFP Top View Pin Functions PIN I/O DESCRIPTION NAME NO. Power source indicator. BUSPWR is an active-low input that indicates whether the downstream ports source their BUSPWR 10 I power from the USB cable or a local power supply. For the bus-power mode, this terminal must be pulled low, and for the self-powered mode, this terminal must be pulled to 3.3 V. Input must not change dynamically during operation. DM0 4 I/O Root port USB differential data minus. DM0 paired with DP0 constitutes the upstream USB port. DM1 13 DM2 17 DM3 21 DM4 26 I/O USB differential data minus. DM1–DM7 paired with DP1–DP7 support up to four downstream USB ports. DM5 30 DM6 34 DM7 38 DP0 3 I/O Root port USB differential data plus. DP0 paired with DM0 constitutes the upstream USB port. DP1 14 DP2 18 DP3 22 DP4 27 I/O USB differential data plus. DP1–DP7 paired with DM1–DM7 support up to four downstream USB ports. DP5 31 DP6 35 DP7 39 Pullup resistor connection. When a system reset happens (RESET being driven to low, but not USB reset) or any logic level change on BUSPWR terminal, DP0PUR output is inactive (floating) until the internal counter reaches a 15-ms DP0PUR 2 O time period. After the counter expires, DP0PUR is driven to the VCC (3.3 V) level thereafter until the next system reset event occurs or there is a BUSPWR logic level change. EEPROM serial clock. When EXTMEM is high, the EEPROM interface is disabled. The EECLK terminal is disabled and EECLK 7 O must be left floating (unconnected). When EXTMEM is low, EECLK acts as a 3-state serial clock output to the EEPROM with a 100- μA internal pulldown. EEPROM serial data/power-management mode indicator. When EXTMEM is high, EEDATA/GANGED selects between EEDATA/ ganged or per-port power overcurrent detection for the downstream ports. When EXTMEM is low, EEDATA/GANGED 8 I/O GANGED acts as a serial data I/O for the EEPROM and is internally pulled down with a 100- μA pulldown. This standard TTL input must not change dynamically during operation. 4 Submit Documentation Feedback Copyright © 2000–2015, Texas Instruments Incorporated Product Folder Links: TUSB2077A |
Similar Part No. - TUSB2077A_15 |
|
Similar Description - TUSB2077A_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |