Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS4C128M8D3 Datasheet(PDF) 6 Page - Alliance Semiconductor Corporation

Part # AS4C128M8D3
Description  AS4C128M8D3
Download  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C128M8D3 Datasheet(HTML) 6 Page - Alliance Semiconductor Corporation

Back Button AS4C128M8D3 Datasheet HTML 2Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C128M8D3 Datasheet HTML 10Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 85 page
background image
AS4C128M8D3
Confidential
6
Rev. 3.0
Aug. /2014
Ball Descriptions
Table 3. Ball Descriptions
Symbol
Type
Description
CK, CK#
Input
Differential Clock: CK and CK# are driven by the system clock. All SDRAM input signals
are sampled on the crossing of positive edge of CK and negative edge of CK#. Output
(Read) data is referenced to the crossings of CK and CK# (both directions of crossing).
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes
LOW synchronously with clock, the internal clock is suspended from the next clock cycle
and the state of output and burst address is frozen as long as the CKE remains LOW.
When all banks are in the idle state, deactivating the clock controls the entry to the Power
Down and Self Refresh modes.
BA0-BA2
Input
Bank Address: BA0-BA2 define to which bank the BankActivate, Read, Write, or
BankPrecharge command is being applied.
A0-A13
Input
Address Inputs: A0-A13 are sampled during the BankActivate command (row address
A0-A13) and Read/Write command (column address A0-A9 with A10 defining Auto
Precharge).
A10/AP
Input
Auto-Precharge: A10 is sampled during Read/Write commands to determine whether
Autoprecharge should be performed to the accessed bank after the Read/Write operation.
(HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH).
A12/BC#
Input
Burst Chop: A12/BC# is sampled during Read and Write commands to determine if burst
chop (on the fly) will be performed. (HIGH - no burst chop; LOW - burst chopped).
CS#
Input
Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command
decoder. All commands are masked when CS# is sampled HIGH. It is considered part of
the command code.
RAS#
Input
Row Address Strobe: The RAS# signal defines the operation commands in conjunction
with the CAS# and WE# signals and is latched at the crossing of positive edges of CK and
negative edge of CK#. When RAS# and CS# are asserted "LOW" and CAS# is asserted
"HIGH," either the BankActivate command or the Precharge command is selected by the
WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected
and the bank designated by BA is turned on to the active state. When the WE# is asserted
"LOW," the Precharge command is selected and the bank designated by BA is switched to
the idle state after the precharge operation.
CAS#
Input
Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the crossing of positive
edges of CK and negative edge of CK#. When RAS# is held "HIGH" and CS# is asserted
"LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write
command is selected by asserting WE# “HIGH " or “LOW".
WE#
Input
Write Enable: The WE# signal defines the operation commands in conjunction with the
RAS# and CAS# signals and is latched at the crossing of positive edges of CK and
negative edge of CK#. The WE# input is used to select the BankActivate or Precharge
command and Read or Write command.
DQS,
DQS#
Input /
Output
Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe
is edge triggered. Write Data Strobe provides a setup and hold time for data and DM. The
data strobes DOS is paired with DQS# to provide differential pair signaling to the system
during both reads and writes.
TDQS
TDQS#
Output Termination Data Strobe: When TDQS is enabled, DM is disabled, and the TDQS and
TDQS# balls provide termination resistance.


Similar Part No. - AS4C128M8D3

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C128M8D3A-12BCN ALSC-AS4C128M8D3A-12BCN Datasheet
1Mb / 84P
   Fully synchronous operation
AS4C128M8D3A-12BIN ALSC-AS4C128M8D3A-12BIN Datasheet
1Mb / 84P
   Fully synchronous operation
AS4C128M8D3L ALSC-AS4C128M8D3L Datasheet
3Mb / 88P
   AS4C128M8D3L - 78-ball FBGA PACKAGE
AS4C128M8D3L-12BCN ALSC-AS4C128M8D3L-12BCN Datasheet
3Mb / 88P
   internal banks for concurrent operation
AS4C128M8D3L-12BIN ALSC-AS4C128M8D3L-12BIN Datasheet
3Mb / 88P
   internal banks for concurrent operation
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com