Electronic Components Datasheet Search |
|
AD1871YRS-REEL Datasheet(PDF) 5 Page - Analog Devices |
|
AD1871YRS-REEL Datasheet(HTML) 5 Page - Analog Devices |
5 / 28 page REV. 0 –5– AD1871 DATA INTERFACE TIMING (STANDALONE MODE–MASTER) Mnemonic Description Min Typ Max Unit Comment tBDLY BCLK Delay 20 ns From MCLK Rising tBLDLY LRCLK Delay to Low 10 ns From BCLK Falling tBDDLY DOUT Delay 10 ns From BCLK Falling tBDDLY BCLK LRCLK DOUT LEFT-JUSTIFIED MODE DOUT RIGHT-JUSTIFIED MODE LSB DOUT I2S-JUSTIFIED MODE tBDLY tBLDLY MSB MSB– MSB MSB 8-BIT CLOCKS (24-BIT DATA) 12-BIT CLOCKS (20-BIT DATA) 16-BIT CLOCKS (16-BIT DATA) MCLK 1 Figure 2. Master Data Interface Timing |
Similar Part No. - AD1871YRS-REEL |
|
Similar Description - AD1871YRS-REEL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |