Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SAF7118EH Datasheet(PDF) 63 Page - NXP Semiconductors

Part # SAF7118EH
Description  Multistandard video decoder with adaptive comb filter and component video input
Download  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAF7118EH Datasheet(HTML) 63 Page - NXP Semiconductors

Back Button SAF7118EH Datasheet HTML 59Page - NXP Semiconductors SAF7118EH Datasheet HTML 60Page - NXP Semiconductors SAF7118EH Datasheet HTML 61Page - NXP Semiconductors SAF7118EH Datasheet HTML 62Page - NXP Semiconductors SAF7118EH Datasheet HTML 63Page - NXP Semiconductors SAF7118EH Datasheet HTML 64Page - NXP Semiconductors SAF7118EH Datasheet HTML 65Page - NXP Semiconductors SAF7118EH Datasheet HTML 66Page - NXP Semiconductors SAF7118EH Datasheet HTML 67Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 173 page
background image
2004 Jul 22
63
Philips Semiconductors
Product specification
Multistandard video decoder with adaptive
comb filter and component video input
SAF7118
8.6.3
TEXT FIFO
The data of the internal VBI data slicer is collected in the
text FIFO before the transmission over the I port is
requested (normally before the video window starts). It is
partitioned into two FIFO sections. A complete line is filled
into the FIFO before a data transfer is requested.
So normally, one line of text data is ready for transfer,
while the next text line is collected. Thus sliced text data is
delivered as a block of qualified data, without any
qualification gaps in the byte stream of the I port.
The decoded VBI data is collected in the dedicated VBI
data FIFO. After the capture of a line has been completed,
the FIFO can be streamed through the image port,
preceded by a header, giving line number and standard.
The VBI data period can be signalled via the sliced data
flag on pin IGP0 or IGP1. The decoded VBI data is lead by
the ITU ancillary data header (DID[5:0] 5DH[5:0] at value
<3EH) or by SAV/EAV codes selectable by DID[5:0] at
value 3EH or 3FH. Pin IGP0 or IGP1 is set if the first byte
of the ANC header is valid on the I port bus. It is reset if an
SAV occurs. So it may frame multiple lines of text data
output, in the event that the video processing starts with a
distance of several video lines to the region of text data.
Valid sliced data from the text FIFO is available on the
I port as long as the IGP0 or IGP1 flag is set and the data
qualifier is active on pin IDQ.
The decoded VBI data is presented in two different data
formats, controlled by bit RECODE.
• RECODE = 1: values 00H and FFH will be recoded to
even parity values 03H and FCH
• RECODE = 0: values 00H and FFH may occur in the
data stream as detected.
8.6.4
VIDEO AND TEXT ARBITRATION (SUBADDRESS 86H)
Sliced text data and scaled video data are transferred over
the same bus, the I port. The mixed transfer is controlled
by an arbitration circuit.
If the video data is transferred without any interrupt and the
video FIFO does not need to buffer any output pixel, the
text data is inserted after the end of a scaled video line,
normally during the blanking interval of the video.
8.6.5
DATA STREAM CODING AND REFERENCE SIGNAL
GENERATION
(SUBADDRESSES 84H, 85H AND 93H)
As H and V reference signals are logic 1, active gate
signals are generated, which frame the transfer of the valid
output data. As an alternative to the gates, H and V trigger
pulses are generated on the rising edges of the gates.
Due to the dynamic FIFO behaviour of the complete scaler
path, the output signal timing has no fixed timing
relationship to the real-time input video stream. So fixed
propagation delays, in terms of clock cycles, related to the
analog input cannot be defined.
The data stream is accompanied by a data qualifier.
Additionally invalid data cycles are marked with code 00H.
If ITU 656 like codes are not required, they can be
suppressed in the output stream.
As a further option, it is possible to provide the scaler with
an external gating signal on pin ITRDY. Thereby making it
possible to hold the data output for a certain time and to
get valid output data in bursts of a guaranteed length.
The sketched reference signals and events can be
mapped to the I port output pins IDQ, IGPH, IGPV, IGP0
and IGP1. For flexible use the polarities of all the outputs
can be modified. The default polarity for the qualifier and
reference signals is logic 1 (active).
Table 19 shows the relevant and supported SAV and EAV
coding.


Similar Part No. - SAF7118EH

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SAF7113 PHILIPS-SAF7113 Datasheet
281Kb / 80P
   9-bit video input processor
2000 May 08
SAF7113H PHILIPS-SAF7113H Datasheet
281Kb / 80P
   9-bit video input processor
2000 May 08
SAF7115 NXP-SAF7115 Datasheet
216Kb / 35P
   Multistandard video decoder with super-adaptive comb filter,
Rev. 01-15 October 2008
SAF7115ET NXP-SAF7115ET Datasheet
216Kb / 35P
   Multistandard video decoder with super-adaptive comb filter,
Rev. 01-15 October 2008
SAF7115HW NXP-SAF7115HW Datasheet
216Kb / 35P
   Multistandard video decoder with super-adaptive comb filter,
Rev. 01-15 October 2008
More results

Similar Description - SAF7118EH

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SAA7118 PHILIPS-SAA7118 Datasheet
665Kb / 169P
   Multistandard video decoder with adaptive comb filter and component video input
2001 May 30
SAF7115 NXP-SAF7115 Datasheet
216Kb / 35P
   Multistandard video decoder with super-adaptive comb filter,
Rev. 01-15 October 2008
SAA7154E NXP-SAA7154E Datasheet
420Kb / 90P
   Multistandard video decoder with comb filter, component input and RGB output
Rev. 02-6 December 2007
logo
STMicroelectronics
STV2310 STMICROELECTRONICS-STV2310 Datasheet
41Kb / 3P
   Multistandard TV Digital Video Decoder with Adaptive Comb Filter and RGB/YCrCb Input
STV2310 STMICROELECTRONICS-STV2310_04 Datasheet
1Mb / 112P
   Multistandard TV Digital Video Decoder with Adaptive Comb Filter and RGB/YCrCb Input
logo
Fairchild Semiconductor
TMC22X5YA FAIRCHILD-TMC22X5YA Datasheet
417Kb / 84P
   Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
logo
Renesas Technology Corp
TW9906 RENESAS-TW9906 Datasheet
201Kb / 2P
   3x10-bit Multi-Standard Comb Filter Video Decoder with YCbCr Component Input
logo
Cadeka Microcircuits LL...
TMC22X5YA CADEKA-TMC22X5YA Datasheet
554Kb / 84P
   Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
logo
NXP Semiconductors
SAF7115 PHILIPS-SAF7115_15 Datasheet
229Kb / 35P
   Multistandard video decoder with super-adaptive comb filter, scaler and VBI data read-back via I2C-bus
Rev. 01-15 October 2008
logo
Samsung semiconductor
KS0122 SAMSUNG-KS0122 Datasheet
1Mb / 46P
   MULTISTANDARD VIDEO DECODER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com