Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V265LA10PF Datasheet(PDF) 3 Page - Integrated Device Technology

Part # IDT72V265LA10PF
Description  3.3 VOLT CMOS SuperSync FIFO 8,192 x 18 16,384 x 18
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V265LA10PF Datasheet(HTML) 3 Page - Integrated Device Technology

  IDT72V265LA10PF Datasheet HTML 1Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 2Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 3Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 4Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 5Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 6Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 7Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 8Page - Integrated Device Technology IDT72V265LA10PF Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
3
IDT72V255LA/72V265LA 3.3 VOLT CMOS SuperSync FIFO™
8,192 x 18, 16,384 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
DESCRIPTION (CONTINUED)
Figure 1. Block Diagram of Single 8,192 x 18 and 16,384 x 18 Synchronous FIFO
DATA OUT (Q0 - Qn)
DATA IN (D0 - Dn)
MASTER RESET (
MRS)
READ CLOCK (RCLK)
READ ENABLE (
REN)
OUTPUT ENABLE (
OE)
EMPTY FLAG/OUTPUT READY (
EF/OR)
PROGRAMMABLE ALMOST-EMPTY (
PAE)
WRITE CLOCK (WCLK)
WRITE ENABLE (
WEN)
LOAD (
LD)
FULL FLAG/INPUT READY (
FF/IR)
PROGRAMMABLE ALMOST-FULL (
PAF)
IDT
72V255LA
72V265LA
PARTIAL RESET (
PRS)
FIRST WORD FALL THROUGH/SERIAL INPUT
(FWFT/SI)
RETRANSMIT (
RT)
4672 drw 03
HALF FULL FLAG (
HF)
SERIAL ENABLE(
SEN)
There are two possible timing modes of operation with these devices: IDT
Standard mode and First Word Fall Through (FWFT) mode.
In IDTStandardmode, thefirstwordwrittentoanemptyFIFOwillnotappear
on the data output lines unless a specific read operation is performed. A read
operation, which consists of activating
RENandenablingarisingRCLKedge,
will shift the word from internal memory to the data output lines.
In FWFT mode, the first word written to an empty FIFO is clocked directly
to the data output lines after three transitions of the RCLK signal. A
RENdoes
not have to be asserted for accessing the first word. However, subsequent
words written to the FIFO do require a LOW on
REN for access. The state of
the FWFT/SI input during Master Reset determines the timing mode in use.
For applications requiring more data storage capacity than a single FIFO
can provide, the FWFT timing mode permits depth expansion by chaining
FIFOs in series (i.e. the data outputs of one FIFO are connected to the
corresponding data inputs of the next). No external logic is required.
These FIFOs have five flag pins,
EF/OR (Empty Flag or Output Ready),
FF/IR (Full Flag or Input Ready), HF (Half-full Flag), PAE (Programmable
Almost-Empty flag) and
PAF (Programmable Almost-Full flag). The EF and
FF functions are selected in IDT Standard mode. The IR and OR functions
are selected in FWFT mode.
HF, PAEand PAFare always available for use,
irrespective of timing mode.
PAE and PAF can be programmed independently to switch at any point in
memory. (See Table I and Table II.) Programmable offsets determine the flag
switching threshold and can be loaded by two methods: parallel or serial. Two
defaultoffsetsettingsarealsoprovided,sothat
PAEcanbesettoswitchat127
or 1,023 locations from the empty boundary and the
PAFthresholdcanbeset
at 127 or 1,023 locations from the full boundary. These choices are made with
the
LD pin during Master Reset.
For serial programming,
SEN together with LD on each rising edge of
WCLK,areusedtoloadtheoffsetregistersviatheSerialInput(SI). Forparallel
programming,
WENtogetherwithLDoneachrisingedgeofWCLK,areused
to load the offset registers via Dn.
REN together withLD on each rising edge
of RCLK can be used to read the offsets in parallel from Qn regardless of
whether serial or parallel offset loading has been selected.
During Master Reset (
MRS)thefollowingeventsoccur:Thereadandwrite
pointers are set to the first location of the FIFO. The FWFT pin selects IDT
Standard mode or FWFT mode. The
LDpinselectseitherapartialflagdefault
settingof127withparallelprogrammingorapartialflagdefaultsettingof1,023
with serial programming. The flags are updated according to the timing mode
and default offsets selected.
The Partial Reset (
PRS) also sets the read and write pointers to the first
location of the memory. However, the timing mode, partial flag programming
method,anddefaultorprogrammedoffsetsettingsexistingbeforePartialReset
remain unchanged. The flags are updated according to the timing mode and
offsets in effect.
PRS is useful for resetting a device in mid-operation, when
reprogramming partial flags would be undesirable.
The Retransmit function allows data to be reread from the FIFO more than
once. A LOW on the
RTinputduringarisingRCLKedgeinitiatesaretransmit
operation by setting the read pointer to the first location of the memory array.
If, at any time, the FIFO is not actively performing an operation, the chip will
automatically power down. Once in the power down state, the standby supply
currentconsumptionisminimized. Initiatinganyoperation(byactivatingcontrol
inputs) will immediately take the device out of the power down state.
The IDT72V255LA/72V265LA are fabricated using IDT’s high speed
submicron CMOS technology.


Similar Part No. - IDT72V265LA10PF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V265LA IDT-IDT72V265LA Datasheet
366Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
More results

Similar Description - IDT72V265LA10PF

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
72V255LA RENESAS-72V255LA Datasheet
402Kb / 28P
   3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
JANUARY 2018
IDT72255LA RENESAS-IDT72255LA Datasheet
404Kb / 28P
   CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
NOVEMBER 2017
logo
Integrated Device Techn...
IDT72255 IDT-IDT72255 Datasheet
394Kb / 30P
   CMOS SUPERSYNC FIFOO 8,192 x 18, 16,384 x 18
logo
Renesas Technology Corp
72V275 RENESAS-72V275 Datasheet
553Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
FEBRUARY 2018
logo
Integrated Device Techn...
IDT72V295 IDT-IDT72V295 Datasheet
237Kb / 26P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 131,072 x 18 262,144 x 18
logo
Renesas Technology Corp
72V295 RENESAS-72V295 Datasheet
391Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 131,072 x 18 262,144 x 18
MARCH 2018
72V261LA RENESAS-72V261LA Datasheet
395Kb / 28P
   3.3 VOLT CMOS SuperSync FIFO™ 16,384 x 9 32,768 x 9
FEBRUARY 2018
logo
Integrated Device Techn...
IDT72264 IDT-IDT72264 Datasheet
392Kb / 31P
   VARIABLE WIDTH SUPERSYNCO FIFO 8,192 x 18 or 16,384 x 9 16,384 x 18 or 32,768 x 9
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V285 IDT-IDT72V285 Datasheet
213Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com