Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SM34020AGBM32 Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part # SM34020AGBM32
Description  GRAPHICS SYSTEM PROCESSOR
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SM34020AGBM32 Datasheet(HTML) 10 Page - Texas Instruments

Back Button SM34020AGBM32 Datasheet HTML 6Page - Texas Instruments SM34020AGBM32 Datasheet HTML 7Page - Texas Instruments SM34020AGBM32 Datasheet HTML 8Page - Texas Instruments SM34020AGBM32 Datasheet HTML 9Page - Texas Instruments SM34020AGBM32 Datasheet HTML 10Page - Texas Instruments SM34020AGBM32 Datasheet HTML 11Page - Texas Instruments SM34020AGBM32 Datasheet HTML 12Page - Texas Instruments SM34020AGBM32 Datasheet HTML 13Page - Texas Instruments SM34020AGBM32 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 98 page
background image
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
10
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
instruction cache
An on-chip cache contains 512 bytes of RAM and provides unimpeded access to instructions. The cache
operates automatically and is transparent to software. The cache is divided into four 128-byte segments.
Associated with each segment is a 22-bit segment start address register (SSA) to identify the addresses in
memory corresponding to the current contents of the cache segment. Each cache segment is further partitioned
into eight subsegments of four long words (32 bits) each. Each subsegment has an associated present (P) flag
to indicate whether or not the subsegment contains valid data.
The cache is loaded only when an instruction requested by the execution section of the SMJ34020A is not
already contained within the cache. A least-recently-used (LRU) algorithm determines which of the four
segments of the cache is overwritten with new data. For this purpose, an internal four-by-two LRU stack keeps
track of cache usage. Although the cache is loaded so as to always fill a subsegment completely, not all eight
subsegments within a segment are necessarily filled (this is dependent upon the instruction stream).
status register
The status register (ST) is a special purpose 32-bit register dedicated to status codes set by the results of implicit
and explicit compare operations and parameters used to specify the length and behavior of fields 0 and 1. During
an interrupt, when the IX bit in the ST is placed on the stack, it indicates that execution of an interruptable
instruction (PIXBLT, FILL or LINE) was halted to service the interrupt. The single-step bit causes a trap to the
single-step vector (located at address FFFF FBE0h) after the execution of one instruction when the bit is set
high. Normal program execution occurs when the bit is set low.
fields, bytes, words, long words, pixels and pixel arrays
The SMJ34020A outputs a 28-bit address on LAD4--LAD31 that is valid at the falling edge of ALTCH.The most
significant 27 bits (LAD5--LAD31) define a 32-bit-long word of physical memory; logically, however, the
SMJ34020A views memory data as fields addressable at the bit level. The least significant bit of the 28-bit
address (LAD4) is used to select the odd or even word when accessing 16-bit memories (indicated by SIZE16
asserted low). Primitive data types supported by the SMJ34020A include bytes, words, long words, pixels, two
independent fields of from 1 to 32 bits, and user-defined pixel arrays.
Words and long words, respectively, refer to 16- and 32-bit values that are aligned on 32-bit boundaries.
The two independent fields are referenced as field 0 and field 1. The attributes of these fields (field size and sign
extension within a register) are defined in the status register as FS0, FE0, FS1, and FE1. Fields 0 and 1 are
specified independently to be signed or unsigned and from 1 to 32 bits in length. Bytes are special 8-bit cases
of the field data type, while pixels are 1, 2, 4, 8, 16, or 32 bits in length. In general, fields (including bytes) can
start and terminate on arbitrary bit boundaries; however, pixels must pack evenly into 32-bit-long words.
pixel operations
Pixel arrays are two-dimensional data types of user-defined width, length, pixel depth (number of bits per pixel),
and pitch (distance between rows). A pixel or pixel array can be accessed by means of either its memory address
or its XY coordinates. Transfers of individual pixels or pixel blocks are influenced by the pixel processing,
transparency, window checking, plane masking, pixel masking, or corner adjustment operations selected. For
further information, see the TMS32020 User’s Guide, literature number SPVU019.


Similar Part No. - SM34020AGBM32

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SM34020AGBM32 TI-SM34020AGBM32 Datasheet
1Mb / 97P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
More results

Similar Description - SM34020AGBM32

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SM34020A TI1-SM34020A Datasheet
1Mb / 94P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SMJ34020A TI-SMJ34020A Datasheet
1Mb / 92P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010FNL-40 TI1-TMS34010FNL-40 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SMJ34020A TI-SMJ34020A_06 Datasheet
1Mb / 97P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
SM34020APCM40 TI-SM34020APCM40 Datasheet
1Mb / 89P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010 TI-TMS34010 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
TMS34010FNL-50 TI-TMS34010FNL-50 Datasheet
1Mb / 60P
[Old version datasheet]   GRAPHICS SYSTEM PROCESSOR
logo
Sanyo Semicon Device
LC78711E SANYO-LC78711E Datasheet
781Kb / 43P
   Graphics Display Processor
logo
List of Unclassifed Man...
PICASO ETC2-PICASO Datasheet
8Mb / 24P
   Embedded Graphics Processor
DIABLO16 ETC2-DIABLO16 Datasheet
2Mb / 33P
   Embedded Graphics Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com