Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

5962-9679001NXB Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # 5962-9679001NXB
Description  DIGITAL SIGNAL PROCESSOR
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

5962-9679001NXB Datasheet(HTML) 4 Page - Texas Instruments

  5962-9679001NXB Datasheet HTML 1Page - Texas Instruments 5962-9679001NXB Datasheet HTML 2Page - Texas Instruments 5962-9679001NXB Datasheet HTML 3Page - Texas Instruments 5962-9679001NXB Datasheet HTML 4Page - Texas Instruments 5962-9679001NXB Datasheet HTML 5Page - Texas Instruments 5962-9679001NXB Datasheet HTML 6Page - Texas Instruments 5962-9679001NXB Datasheet HTML 7Page - Texas Instruments 5962-9679001NXB Datasheet HTML 8Page - Texas Instruments 5962-9679001NXB Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 45 page
background image
SMQ320C32
DIGITAL SIGNAL PROCESSOR
SGUS027C − APRIL 1998 − REVISED OCTOBER 2001
4
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
pin functions
This section provides signal descriptions for the SMQ320C32 device. The following table lists each signal
(grouped by function), the number of pins, operating modes, and a brief signal description.
Pin Functions
PIN
TYPE
DESCRIPTION
CONDITIONS
WHEN
NAME
NO.
TYPE
DESCRIPTION
WHEN
SIGNAL IS
IN HIGH Z‡
EXTERNAL BUS INTERFACE (70 PINS)
D31 − D0
32
I/O/Z
32-bit data port of the external bus interface
S
H
R
A23 − A0
24
O/Z
24-bit address port of the external bus interface
S
H
R
R/W
1
O/Z
Read / write for external memory interface. R / W is high when a read is performed
and low when a write is performed over the parallel interface.
S
H
R
IOSTRB
1
O/Z
External peripheral I / O strobe for the external memory interface
S
H
STRB0_B3 /A −1
1
O/Z
External memory-access strobe 0, byte enable 3 for 32-bit external memory
interface and address pin for 8-bit and 16-bit external memory interface
S
H
STRB0_B2 /A −2
1
O/Z
External memory-access strobe 0, byte enable 2 for 32-bit external memory
interface and address pin for 8-bit external memory interface
S
H
STRB0_B1
1
O/Z
External memory-access strobe 0, byte enable 1 for the external memory
interface
S
H
STRB0_B0
1
O/Z
External memory-access strobe 0, byte enable 0 for the external memory
interface
S
H
STRB1_B3 /A −1
1
O/Z
External memory-access strobe 1, byte enable 3 for 32-bit external memory
interface and address pin for 8-bit and 16-bit external memory interface
S
H
STRB1_B2 /A −2
1
O/Z
External memory-access strobe 1, byte enable 2 for 32-bit external memory
interface and address pin for 8-bit external memory interface
S
H
STRB1_B1
1
O/Z
External memory-access strobe 1, byte enable 1 for the external memory
interface
S
H
STRB1_B0
1
O/Z
External memory-access strobe 1, byte enable 0 for the external memory
interface
S
H
RDY
1
I
Ready. RDY indicates that the external device is prepared for an external memory
interface transaction to complete.
HOLD
1
I
Hold signal for external memory interface. When HOLD is a logic low, any ongoing
transaction is completed. A23 − A0, D31 − D0, IOSTRB, STRB0_Bx, STRB1_Bx,
and R / W are placed in the high-impedance state, and all transactions over the
external memory interface are held until HOLD becomes a logic high or the
NOHOLD bit of the STRB0 bus-control register is set.
HOLDA
1
O/Z
Hold acknowledge for external memory interface. HOLDA is generated in
response to a logic low on HOLD. HOLDA indicates that A23 − A0, D31 − D0,
IOSTRB, STRB0_Bx, STRB1_Bx, and R / W are in the high-impedance state and
that all transactions over the memory are held. HOLDA is high in response to a
logic high of HOLD or when the NOHOLD bit of the external bus-control register
is set.
S
PRGW
1
I
Program memory width select. When PRGW is a logic low, program is fetched as
a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are
performed to fetch a single 32-bit instruction word. The status of PRGW at device
reset affects the reset value of the STRB0 and STRB1 bus-control register.
† I = input, O = output, Z = high-impedance state
‡ S = SHZ active, H = HOLD active, R = RESET active
§ Recommended decoupling capacitor is 0.1 µF.


Similar Part No. - 5962-9679001NXB

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
5962-9679101QXA TI-5962-9679101QXA Datasheet
2Mb / 157P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
5962-9679101QXA TI1-5962-9679101QXA Datasheet
3Mb / 158P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
5962-9679101QXA TI1-5962-9679101QXA Datasheet
3Mb / 158P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
5962-9679101QYC TI-5962-9679101QYC Datasheet
2Mb / 157P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
5962-9679101QYC TI1-5962-9679101QYC Datasheet
3Mb / 158P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results

Similar Description - 5962-9679001NXB

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SMJ320C30 TI-SMJ320C30 Datasheet
726Kb / 47P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C32 TI-TMS320C32 Datasheet
645Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320VC33 TI-TMS320VC33 Datasheet
654Kb / 57P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320C30 TI1-TMS320C30_16 Datasheet
753Kb / 53P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320C26B TI1-SM320C26B Datasheet
448Kb / 42P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
logo
Samsung semiconductor
S5L9286F02 SAMSUNG-S5L9286F02 Datasheet
598Kb / 35P
   DIGITAL SIGNAL PROCESSOR
logo
Texas Instruments
TMS320P25 TI-TMS320P25 Datasheet
763Kb / 48P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_06 Datasheet
832Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
TMS320F206 TI-TMS320F206_07 Datasheet
826Kb / 58P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
SM320F2812-HT TI-SM320F2812-HT Datasheet
1Mb / 155P
[Old version datasheet]   Digital Signal Processor
SM320C32-EP TI1-SM320C32-EP Datasheet
621Kb / 44P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com