Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

TPS51513RHBT Datasheet(PDF) 15 Page - Texas Instruments

Click here to check the latest version.
Part No. TPS51513RHBT
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TPS51513RHBT Datasheet(HTML) 15 Page - Texas Instruments

Back Button TPS51513RHBT Datasheet HTML 11Page - Texas Instruments TPS51513RHBT Datasheet HTML 12Page - Texas Instruments TPS51513RHBT Datasheet HTML 13Page - Texas Instruments TPS51513RHBT Datasheet HTML 14Page - Texas Instruments TPS51513RHBT Datasheet HTML 15Page - Texas Instruments TPS51513RHBT Datasheet HTML 16Page - Texas Instruments TPS51513RHBT Datasheet HTML 17Page - Texas Instruments TPS51513RHBT Datasheet HTML 18Page - Texas Instruments TPS51513RHBT Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 39 page
background image
FET Drivers
The TPS51513 incorporates strong, high-performance gate drives with adaptive cross-conduction protection. The
driver uses the state of the DRVL, DRVH, and LL pins to ensure that the top or bottom FET is off before turning
the other on. Fast logic and high-drive currents quickly charge and discharge FET gates to minimize dead-time to
increase efficiency. The top gate driver also includes an internal P-N junction boost diode, decreasing the size
and cost of the external circuitry. For maximum efficiency, this diode can be bypassed externally by connecting a
Schottky diode from V5IN (anode) to VBST (cathode).
Voltage Slewing
The TPS51513 changes the voltage of the internal DAC in a controlled manner to perform SLP entry, SLP exit,
and VID change functions. The slew rate is independent of switching frequency or load. It is set by a resistor
from the ISLEW pin to either GND or VREF (RSLEW). RSLEW sets one rate for SLP exit and VID changes (SR in
the equation below; SR is in units of mV/ms.) A proportional rate is used for soft-start and soft-stop functions. The
ISLEW pin is held at VSLEWREF, which is 1.25 V, nominal.
In Equation 4), KSLEW = 1.25x10
9. V
SLEW is equal to VSLEWREF (1.25V) when RSLEW is tied to GND. To access
the upper range of OCL limit values, connect RSLEW to VREF. In this case, VSLEW is 0.45V (VREF – VSLEWREF)
and RSLEW must be changed accordingly.
The soft-start and soft-stop slew rates are 1/8 of SR. On start-up, the TPS51513 VCORE output ramps to the level
defined by the VID code (VVID). Because of this, the VID code needs to be valid and stable at the time EN is
raised. The calculation for soft-start and soft-stop time is shown in Equation 5.
After approximately 50ms, PG is set LO. Once PG transitions LO, the VID code can change at any time.
Soft Stop Control with Low Impedance Output Termination
The voltage slewing capability is also used to slowly slew the voltage down for a soft-stop without undershoot.
The soft-stop rate equals the soft-start rate. As long as V5IN is available and EN toggles low, the TPS51513
slews from the current VID to approximately 0.3 V. At this point, the DRVL signal is held LO and an internal
transistor of approximately 1-k
Ω is connected from VSNS to GND turns on to keep VCORE from rising up as a
result of stray leakage currents.
Protection Features
The TPS51513 has a full suite of features to protect the converter power chain as well as the system electronics.
Input Undervoltage Protection (UVLO):
The TPS51513 continuously monitors the voltage on the V5FILT pin to be sure the value is high enough to bias
the device properly and provide sufficient gate drive potential to maintain high efficiency. The converter starts
with approximately 4.4 V and has a nominal 200 mV of hysteresis. This function is not latched. Removing and
restoring the 5-V power supply to the device can be used to reset it. Be sure the voltage at the device discharges
below 1.6 V before rising again to reset the device.. The power input (VBAT) does not have a UVLO function, so
the circuit operates with power inputs down to approximately 2 × VCORE.
Power Good Signals
The TPS51513 has two open-drain power good pins. PGOOD and PG have the following nominal thresholds:
High: VDAC +200mV (also acts as a proportional OVP signal)
Low : VDAC –300mV
The differences are:
PG transitions active shortly after VCORE reaches VDAC on power-up; PGOOD has a 6ms nominal delay after
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TPS51513

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn