Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLC4541 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part No. TLC4541
Description  5-V, LOW POWER, 16-BIT, 200-KSPS SERIAL ANALOG TO DIGITAL CONVERTERS WITH AUTO POWER DOWN
Download  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLC4541 Datasheet(HTML) 3 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 3 / 21 page
background image
TLC4541, TLC4545
SLAS293 − DECEMBER 2001
3
www.ti.com
Terminal Functions
TLC4541 single channel unipolar ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from a high-impedance state within a
maximum delay time. If the TLC4541 is attached to a dedicated TMS320 DSP serial port using the FS input,
CS can be grounded.
FS
7
I
DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from
the high-impedance state and the MSB is presented. Tie this pin to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high. The output format is MSB first. Remaining data bits are presented on the rirsing edge of SCLK.
When FS is not active (FS = 1 at the falling edge of CS): The MSB is presented on the SDO pin on the falling
edge of CS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.
When FS is active (FS = 0 at the falling edge of CS): The MSB is presented to the SDO output on the rising
edge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically
used with an active FS from a DSP).
SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not
presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising
edge of CS.
SCLK
5
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
TLC4545 single channel pseudo-differential ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN0 (+)
4
I
Positive analog input for the TLC4545.
AIN1 (−)
5
I
Inverted analog input for the TLC4545.
CS
1
I
Chip select. A high-to-low transition on CS removes SDO from the high-impedance state within a maximum
delay time. The CS input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP
serial port is used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high and presents output data after the CS falling edge until the LSB is presented. The output format is
MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each
falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge
on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the
high-impedance state on the rising edge of CS.
SCLK
7
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
TLC15145-V 10-BIT 400 KSPS 4/8 CHANNEL LOW POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLC25545-V 12-BIT 400 KSPS 4/8 CHANNEL LOW POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLV15042.7 V TO 5.5 V 10-BIT 200 KSPS 4/8 CHANNEL LOW POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLV25442.7 V TO 5.5 V 12-BIT 200 KSPS 4/8 CHANNEL LOW POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLC25745-V ANALOG 3-/5-V DIGITAL 14-/12-BIT 200-KSPS 4-/8-CHANNEL SERIAL ANALOG TO DIGITAL CONVERTERS WITH 10-V INPUTS 1 2 3 4 5 MoreTexas Instruments
TLC35415-V. LOW POWER 14-BIT 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLC35445-V ANALOG 3-/5-V DIGITAL 14-BIT 200-KSPS 4-/8-CHANNELS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V PSEUDODIFFERENTIAL INPUTS 1 2 3 4 5 MoreTexas Instruments
TLC25515 V LOW POWER 12-BIT 400 KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN 1 2 3 4 5 MoreTexas Instruments
TLV25412.7 V TO 5.5 V LOW POWER 12-BIT 200 KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN 1 2 3 4 5 MoreTexas Instruments
ADS8327LOW POWER 16-BIT 500-kHz SINGLE/DUAL UNIPOLAR INPUT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL INTERFACE 1 2 3 4 5 MoreBurr-Brown (TI)

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn