Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LM63 Datasheet(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part No. LM63
Description  ±1C/±3C Accurate Remote Diode Digital Temperature Sensor with Integrated Fan Control
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo 

LM63 Datasheet(HTML) 6 Page - National Semiconductor (TI)

Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
SMBus Digital Switching Characteristics
Unless otherwise noted, these specifications apply for V
DD = +3.0 VDC to +3.6 VDC, CL (load capacitance) on output lines =
80 pF. Boldface limits apply for T
A =TJ;TMIN
≤ T
A
≤ T
MAX; all other limits TA =TJ = +25˚C, unless otherwise noted. The
switching characteristics of the LM63 fully meet or exceed the published specifications of the SMBus version 2.0. The following
parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM63. They adhere to but are
not necessarily the same as the SMBus bus specifications.
Symbol
Parameter
Conditions
Limits
(Note 8)
Units
(Limit)
f
SMB
SMBus Clock Frequency
10
100
kHz (min)
kHz (max)
t
LOW
SMBus Clock Low Time
From V
IN(0) max to VIN(0) max
4.7
µs (min)
t
HIGH
SMBus Clock High Time
From V
IN(1) min to VIN(1) min
4.0
50
µs (min)
µs (max)
t
R
SMBus Rise Time
(Note 11)
1
µs (max)
t
F
SMBus Fall Time
(Note 12)
0.3
µs (max)
t
OF
Output Fall Time
C
L = 400 pF, IO =3 mA
250
ns (max)
t
TIMEOUT
SMBData and SMBCLK Time Low for Reset
of Serial Interface See (Note 13)
25
35
ms (min)
ms (max)
t
SU:DAT
Data In Setup Time to SMBCLK High
250
ns (min)
t
HD:DAT
Data Out Hold Time after SMBCLK Low
300
930
ns (min)
ns (max)
t
HD:STA
Hold Time after (Repeated) Start Condition.
After this period the first clock is generated.
4.0
µs (min)
t
SU:STO
Stop Condition SMBCLK High to SMBDAT
Low (Stop Condition Setup)
100
ns (min)
t
SU:STA
SMBus Repeated Start-Condition Setup Time,
SMBCLK High to SMBDAT Low
4.7
µs (min)
t
BUF
SMBus Free Time between Stop and Start
Conditions
4.7
µs (min)
20057004
SMBus Timing Diagram for SMBCLK and SMBDAT Signals
www.national.com
6


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn