Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CD54HC20 Datasheet(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Part No. CD54HC20
Description  High-Speed CMOS Logic Dual 4-Input NAND Gate
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

CD54HC20 Datasheet(HTML) 1 Page - Texas Instruments

   
Zoom Inzoom in Zoom Outzoom out
 1 / 9 page
background image
1
Data sheet acquired from Harris Semiconductor
SCHS130C
Features
• Buffered Inputs
• Typical Propagation Delay: 8ns at VCC = 5V,
CL = 15pF, TA = 25
oC
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
Description
The ’HC20 and ’HCT20 logic gates utilize silicon gate CMOS
technology to achieve operating speeds similar to LSTTL
gates with the low power consumption of standard CMOS
integrated circuits. All devices have the ability to drive 10
LSTTL loads. The HCT logic family is functionally pin
compatible with the standard LS logic family.
Pinout
CD54HC20, CD54HCT20
(CERDIP)
CD74HC20, CD74HCT20
(PDIP, SOIC)
TOP VIEW
Ordering Information
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD54HC20F3A
-55 to 125
14 Ld CERDIP
CD54HCT20F3A
-55 to 125
14 Ld CERDIP
CD74HC20E
-55 to 125
14 Ld PDIP
CD74HC20M
-55 to 125
14 Ld SOIC
CD74HC20MT
-55 to 125
14 Ld SOIC
CD74HC20M96
-55 to 125
14 Ld SOIC
CD74HCT20E
-55 to 125
14 Ld PDIP
CD74HCT20M
-55 to 125
14 Ld SOIC
CD74HCT20MT
-55 to 125
14 Ld SOIC
CD74HCT20M96
-55 to 125
14 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel
of 250.
1A
1B
NC
1C
1D
1Y
GND
VCC
2D
2C
NC
2B
2A
2Y
1
2
3
4
5
6
7
14
13
12
11
10
9
8
August 1997 - Revised September 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
© 2003, Texas Instruments Incorporated
CD54HC20, CD74HC20,
CD54HCT20, CD74HCT20
High-Speed CMOS Logic
Dual 4-Input NAND Gate
[ /Title
(CD74H
C20,
CD74H
CT20)
/Subject
(High
Speed
CMOS
Logic
Dual 4-
Input


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn