Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLC32044CFN Datasheet(PDF) 9 Page - Texas Instruments

Part No. TLC32044CFN
Description  VOICE-BAND ANALOG INTERFACE CIRCUITS
Download  39 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLC32044CFN Datasheet(HTML) 9 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 9 / 39 page
background image
TLC32044C, TLC32044E, TLC32044I, TLC32044M, TLC32045C, TLC32045I
VOICE-BAND ANALOG INTERFACE CIRCUITS
SLAS017F − MARCH 1988 − REVISED MAY 1995
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
INTERNAL TIMING CONFIGURATION
XTAL
OSC
TMS(SMJ)320
DSP
Divide
by 135
Commercial
External
Front-End
Full-Duplex
Split-Band
Filters
TA Register
(5 bits)
TA’ Register
(6 bits)
(2’s compl)
Adder/
Subtractor
(6 bits)
Divide by 2
TB Register
(6 bits)
[ TA = 9 (1)]
[ TA = 18 (2)]
(6 bits)
TX Counter A
[ TB = 40; 7.2 kHz]
[ TB = 36; 8.0 kHz]
[ TB = 30; 9.6 kHz]
[ TB = 20; 14.4 kHz]
[ TB = 15; 19.2 kHz]
TX Counter B
RA Register
(5 bits)
RA’ Register
(6 bits)
(2’s compl)
Adder/
Subtractor
(6 bits)
Divide by 2
RB Register
(6 bits)
[RA = 9 (1)]
[RA = 18 (2)]
(6 bits)
RX Counter A
[RB = 40; 7.2 kHz]
[RB = 36; 8.0 kHz]
[RB = 30; 9.6 kHz]
[RB = 20; 14.4 kHz]
[RB = 15; 19.2 kHz]
RX Counter B
Divide by 4
d0, d1 = 0,0
d0, d1 = 1,1
d0, d1 = 0,1
d0, d1 = 1,0
d0, d1 = 0,0
d0, d1 = 1,1
d0, d1 = 0,1
d0, d1 = 1,0
576-kHz
Pulses
576-kHz
Pulses
Low-Pass/
(sin x/x
Correction
Switched
Capacitor Filter
CLK = 288-kHz
Square Wave
D/A
Conversion
Frequency
A/D
Conversion
Frequency/
High-Pass
Switched
Capacitor
Filter CLK
Low-Pass
Switched
Capacitor Filter
CLK = 288-kHz
Square Wave
SHIFT CLK
1.296 MHz (1)
2.592 MHz (2)
MSTR CLK
5.184 MHz (1)
10.368 MHz (2)
20.736 MHz (1)
41.472 MHz (2)
Optional External Circuitry
for Full Duplex Modems
153.6-kHz
Clock (1)
Split-band filtering can alternatively be performed after the analog input function via software in the TMS(SMJ)320.
These control bits are described in the AIC DX data word format section.
NOTE: Frequency 1 (20.736 MHz) is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech
and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as
submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency,
aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages.
Frequency 2 (41.472 MHz) is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal
processors.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn