Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLC32044CFN Datasheet(PDF) 26 Page - Texas Instruments

Part No. TLC32044CFN
Description  VOICE-BAND ANALOG INTERFACE CIRCUITS
Download  39 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLC32044CFN Datasheet(HTML) 26 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 26 / 39 page
background image
TLC32044C, TLC32044E, TLC32044I, TLC32044M, TLC32045C, TLC32045I
VOICE-BAND ANALOG INTERFACE CIRCUITS
SLAS017F − MARCH 1988 − REVISED MAY 1995
26
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range, VCC+ = 5 V,
VCC− = −5 V, VDD = 5 V
noise (measurement includes low-pass and bandpass switched-capacitor filters)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TLC32044C, E, I
550
µV rms
TLC32044M
With sin x / x correction
575
µV rms
TLC32045C, I
With sin x / x correction
600
µV rms
Transmit noise
TLC32044C, E, I
DX input = 00 00 00 00 00 00 00,
325
425
µV rms
Transmit noise
TLC32044M
DX input = 00 00 00 00 00 00 00,
constant input code
325
450
µV rms
TLC32045C, I
Without sin x / x correction
constant input code
450
µV rms
TLC32044C, E, I
Without sin x / x correction
18
dBrncO
TLC32045C, I
24
dBrncO
TLC32044C, E, I, M
300
500
µV rms
Receive noise
TLC32045C, I
Inputs grounded, gain = 1
530
µV rms
Receive noise
(see Note 10)
TLC32044C, E, I, M
Inputs grounded, gain = 1
18
dBrncO
(see Note 10)
TLC32045C, I
24
dBrncO
All typical values are at TA = 25°C.
NOTE 10: The noise is computed by statistically evaluating the digital output of the A/D converter.
timing requirements
serial port recommended input signals
MIN
MAX
UNIT
tc(MCLK)
Master clock cycle time
95
ns
tc(MCLK)
Master clock cycle time, TLC32044M
100
192
ns
tr(MCLK)
Master clock rise time
10
ns
tf(MCLK)
Master clock fall time
10
ns
Master clock duty cycle
25%
75%
Master clock duty cycle, TLC32044M
42%
58%
RESET pulse duration (see Note 11)
800
ns
tsu(DX)
DX setup time before SCLK
20
ns
tsu(DX)
DX setup time before SCLK
↓, TLC32044M
28
ns
th(DX)
DX hold time after SCLK
tc(SCLK)/4
ns
NOTE 11: RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their
recommended values.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn