Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLC2551IDGK Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part No. TLC2551IDGK
Description  5-V, LOW-POWER, 12-BIT, 175/360 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLC2551IDGK Datasheet(HTML) 11 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
TLC2551, TLC2552, TLC2555
5-V, LOW-POWER, 12-BIT, 175/360 KSPS,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
SLAS276D – MARCH 2000 – REVISED MAY 2003
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
ac specifications (fi = 20 kHz)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SINAD
Signal-to-noise ratio + distortion
400 KSPS, VDD = VREF = 5 V
70
72
dB
THD
Total harmonic distortion
400 KSPS, VDD = VREF = 5 V
–84
–80
dB
ENOB
Effective number of bits
400 KSPS, VDD = VREF = 5 V
11.8
bits
SFDR
Spurious free dynamic range
400 KSPS, VDD = VREF = 5 V
–84
–80
dB
Analog Input
Full-power bandwidth, –3 dB
1
MHz
Full-power bandwidth, –1 dB
500
kHz
external reference specifications
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Reference input voltage
VDD = 4.5 V to 5.5 V
2
VDD
V
Reference input impedance
V5 5 V
CS = 1,
SCLK = 0
100
M
Reference input impedance
VDD = 5.5 V
CS = 0,
SCLK = 20 MHz
20
25
k
Reference current
VDD = VREF = 5.5 V
100
400
µA
Reference input capacitance
VV
5 5 V
CS = 1,
SCLK = 0
5
15
pF
Reference input capacitance
VDD = VREF = 5.5 V
CS = 0,
SCLK = 20 MHz
20
45
50
pF
VREF
Reference voltage
VDD = 4.5 V to 5.5 V
VDD
V
dc specification, VDD = VREF = 4.5 V to 5.5 V, SCLK frequency = 20 MHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
INL
Integral linearity error (see Note 4)
±0.6
±1
LSB
DNL
Differential linearity error
See Note 3
±0.5
±1
LSB
E
Offset error (see Note 5)
See Note 3
TLC2551/52
±1.5
LSB
EO
Offset error (see Note 5)
See Note 3
TLC2555
±2.5
LSB
E
Gain error (see Note 5)
See Note 3
TLC2551/52
±2
LSB
EG
Gain error (see Note 5)
See Note 3
TLC2555
±5
LSB
E
Total unadjusted error (see Note 6)
See Note 3
TLC2551/52
±2
LSB
Et
Total unadjusted error (see Note 6)
See Note 3
TLC2555
±5
LSB
NOTES:
3. Analog input voltages greater than that applied to VREF convert as all ones (111111111111).
4. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.
5. Zero error is the difference between 000000000000 and the converted output for zero input voltage: full-scale error is the difference
between 111111111111 and the converted output for full-scale input voltage.
6. Total unadjusted error comprises linearity, zero, and full-scale errors.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn