Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLC320AD50C-I Datasheet(PDF) 17 Page - Texas Instruments

Part # TLC320AD50C-I
Description  SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
Download  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLC320AD50C-I Datasheet(HTML) 17 Page - Texas Instruments

Back Button TLC320AD50C-I Datasheet HTML 13Page - Texas Instruments TLC320AD50C-I Datasheet HTML 14Page - Texas Instruments TLC320AD50C-I Datasheet HTML 15Page - Texas Instruments TLC320AD50C-I Datasheet HTML 16Page - Texas Instruments TLC320AD50C-I Datasheet HTML 17Page - Texas Instruments TLC320AD50C-I Datasheet HTML 18Page - Texas Instruments TLC320AD50C-I Datasheet HTML 19Page - Texas Instruments TLC320AD50C-I Datasheet HTML 20Page - Texas Instruments TLC320AD50C-I Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 57 page
background image
2–2
SCLK
FS
DOUT
(16-Bit)
DOUT
(15+1-Bit)
16 SCLKs
MSB
MSB
LSB
LSB
D15
D15
D14
D14
D1
D1
D0
M/S
1
2
15
16
17
NOTES: A. The 16-bit or (15 + 1)-bit mode is programmed via control register 2.
B. M/S is used to indicate whether the 15-bit data comes from master device or slave device. (Master: M/S = 1, Slave M/S = 0)
C. The MSB (D15) is stable (the host can latch the data in at this time) at the falling edge of SCLK #1, the last bit (D0,M/S) is stable
at the falling edge of SCLK #16.
Figure 2–1. Timing Sequence of ADC Channel (Primary Communication Only)
FS
DOUT
(16-Bit)
16 SCLKs
16-Bit ADC Data
M/S + Register Address +
Register Data/
M/S + Register Address +
All 0s (see Note A)
16 SCLKs
Primary
Secondary
Primary
DOUT
(15 +1-Bit)
15-Bit ADC Data
+ M/S
M/S + Register Data/
M/S + All 0 (see Note A)
128 SCLKs
256 SCLKs
NOTE A: M/S bit (DS15) in the secondary communication is used to indicate whether the register data (address and content) comes from the
master device or the slave device if the read bit is set. During register read operations, bits DS7 – DS0 are the contents of the specified
register. In register write operations, bits DS7 – DS0 are all 0s.
Figure 2–2. Timing Sequence of ADC Channel (Primary and Secondary Communication)
2.1.3
DAC Signal Channel
DIN receives the 16-bit serial data word (2s complement) from the host during the primary communications interval.
These 16-bit digital words, representing the analog output signal before PGA, are clocked into the serial port (DIN)
at the falling edge of SCLK during the frame-sync interval, one bit for each SCLK and one word for each primary
communication interval (256 SCLKs). The data are converted to a pulse train by the sigma-delta DAC, which consists
of a digital interpolation filter and a digital modulator. The output of the modulator is then passed to an internal
low-pass filter to complete the analog signal reconstruction. Finally, the resulting analog signal is applied to the input
of a programmable-gain amplifier, which is capable of driving a 600-
Ω load differentially at OUTP and OUTM. The
timing sequence is shown in Figure 2–3.


Similar Part No. - TLC320AD50C-I

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLC320AD50C-I TI-TLC320AD50C-I Datasheet
271Kb / 53P
[Old version datasheet]   SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
More results

Similar Description - TLC320AD50C-I

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLC320AD50C-I TI-TLC320AD50C-I Datasheet
271Kb / 53P
[Old version datasheet]   SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD55C TI1-TLC320AD55C Datasheet
203Kb / 41P
[Old version datasheet]   Sigma-Delta Analog Interface Circuit
TLC320AD55 TI1-TLC320AD55 Datasheet
203Kb / 41P
[Old version datasheet]   Sigma-Delta Analog Interface Circuit
TLC320AD56C TI1-TLC320AD56C_16 Datasheet
218Kb / 42P
[Old version datasheet]   Sigma-Delta Analog Interface Circuit
TLC320AD56 TI1-TLC320AD56 Datasheet
218Kb / 42P
[Old version datasheet]   Sigma-Delta Analog Interface Circuit
TLC320AD56C TI-TLC320AD56C Datasheet
240Kb / 43P
[Old version datasheet]   Sigma-Delta Analog Interface Circuit
logo
Digital Core Design
DI2CMS DCD-DI2CMS Datasheet
153Kb / 6P
   I2C Bus Interface - Master/Slave
DSPI DCD-DSPI Datasheet
94Kb / 6P
   Serial Peripheral Interface - Master/Slave
DSPI-FIFO DCD-DSPI-FIFO Datasheet
95Kb / 6P
   Serial Peripheral Interface Master/Slave with FIFO
logo
Prosoft-Technology
MVI69-MCM PROSOFT-MVI69-MCM Datasheet
405Kb / 3P
   Modbus Master/Slave Network Interface Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com