Electronic Components Datasheet Search |
|
TLC320AC02C Datasheet(PDF) 70 Page - Texas Instruments |
|
TLC320AC02C Datasheet(HTML) 70 Page - Texas Instruments |
70 / 86 page A–1 Appendix A Primary Control Bits The function of the primary-word control bits D01 and D00 and the hardware terminals FC0 and FC1 are shown below. Any combinational state of D01, D00, FC1, and FC0 not shown is ignored. CONTROL FUNCTION OF CONTROL BITS BITS TERMINALS D01 D00 FC1 FC0 0 0 0 0 On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and transmits the ADC data D15 – D00 from DOUT. 0 0 0 1 On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and transmits the ADC data D15 – D00 from DOUT. The phase adjustment is determined by the state of FC1 and FC0 such that on the next rising edge of the next internal FS, the next ADC/DAC sampling time occurs later by the number of MCLK periods equal to the value contained in the A ′ register. When the A ′ register value is negative, the internal falling edge of FS occurs earlier. 0 0 1 0 On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and transmits the ADC data D15 – D00 from DOUT. The phase adjustment is determined by the state of FC1 and FC0 such that on the rising edge of the next internal FS, the next ADC/DAC sample time occurs earlier by the number of MCLK periods determined by the value contained in the A ′ register. When the A ′ register value is negative, the internal falling edge of FS occurs later. 0 0 1 1 On the next falling edge of the primary FS, the AIC receives DAC data D15 – D02 at DIN and transmits the ADC data D15 – D00 from DOUT. When FC0 and FC1 are both taken high, the AIC initiates a secondary FS to receive a secondary control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as measured from the falling edge of the primary FS. 0 1 0 0 On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and transmits the ADC data D15 – D00 from DOUT. The phase adjustment is determined by the state of D01 and D00 such that on the next rising edge of FS, the next ADC/DAC sampling time occurs later by the number of MCLK periods determined by the value contained in the A ′ register. When the A′ register value is negative, the falling edge of FS occurs earlier. 1 0 0 0 On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and transmits the ADC data D15 – D00 from DOUT. The phase adjustment is determined by the state of D01 and D00. On the next rising edge of FS, the next ADC/DAC sampling time occurs earlier by the number of MCLK periods determined by the value contained in the A ′ register. When the A′ register value is negative, the internal falling edge of FS occurs later. 1 1 0 0 On the next falling edge of FS, the AIC receives DAC data D15 – D02 to DIN and transmits the ADC data D15 – D00 from DOUT. When D00 and D01 are both high, the AIC initiates a secondary FS to receive a secondary control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as measured from the falling edge of the primary FS. |
Similar Part No. - TLC320AC02C |
|
Similar Description - TLC320AC02C |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |