Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLC320AC01C Datasheet(PDF) 24 Page - Texas Instruments

Part # TLC320AC01C
Description  Single-Supply Analog Interface Circuit
Download  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLC320AC01C Datasheet(HTML) 24 Page - Texas Instruments

Back Button TLC320AC01C Datasheet HTML 20Page - Texas Instruments TLC320AC01C Datasheet HTML 21Page - Texas Instruments TLC320AC01C Datasheet HTML 22Page - Texas Instruments TLC320AC01C Datasheet HTML 23Page - Texas Instruments TLC320AC01C Datasheet HTML 24Page - Texas Instruments TLC320AC01C Datasheet HTML 25Page - Texas Instruments TLC320AC01C Datasheet HTML 26Page - Texas Instruments TLC320AC01C Datasheet HTML 27Page - Texas Instruments TLC320AC01C Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 92 page
background image
2–11
2.13.1
Slave and Codec Functional Sequence
The A counter counts according to the contents of the A register, and the A counter frequency is divided by
two to produce the FCLK. The device function in the slave or codec mode is the same as steps 1 through
3 of the B cycle description in the master mode but differs as follows:
1.
Same as master
2.
Same as master
3.
Same as master
4.
All internal clocks stop 1/2 FCLK before the end of count 0 in the B counter cycle.
5.
All internal clocks are restarted on the first rising edge of MCLK after the external FS input goes
low. This operation provides the synchronization necessary when using an external FS signal.
6.
The D-to-A conversion starts on the rising edge of the internally generated frame-sync interval
at the end of the 16-shift clock data transfer.
In the slave mode, the master controls the phase adjustments for itself and all slaves since all devices are
programmed in the same frame-sync interval. In the codec mode, the shift clock and frame sync are
externally generated and provide the timing for the ADC and DAC if the free-run function has not been
selected (see Subsection 2.15.4). In the codec mode, there is usually no need for phase adjustments;
however, any required phase adjustments must be made by adjusting the external frame-sync timing
(sampling time).
2.13.2
Slave Register Programming
When slave devices are used on power-up or reset, all slave frame-sync signals occur at the same time as
the master frame-sync signal and all slave devices are programmed during the master secondary frame-
sync interval with the same data as the master. The last register programmed must be the frame-sync delay
(FSD) register because the delay starts immediately on the rising edge of the seventeenth shift clock of that
frame- sync interval. After the FSD register programming is completed for the master and slave, the slave
primary frame interval is shifted in time (time slot allocated) according to the data contained in the slave FSD
registers. The master then generates frame-sync intervals for itself and each slave to synchronize the host
serial port for data transfers for itself and all slave devices.
The number of slaves is specified in the FSN register (register 8); therefore, the number of frame-sync
intervals generated by the master is equal to the number of slaves plus one (see Section 2.7). These master
frame-sync intervals are separated in time by the delay time specified by the FSD register (register 7). These
master-generated intervals are the only frame-sync interval signals applied to the host serial port to provide
the data-transfer time slot for the slave devices.
2.14 Terminal Functions
2.14.1
Frame-Sync Function
The frame-sync signal indicates that the device is ready to send and receive data for both master and slave
modes. The data transfer begins on the falling edge of the frame-sync signal.
2.14.1.1 Frame Sync (FS), Master Mode
The frame sync is generated internally. FS goes low on the rising edge of SCLK and remains low for the
16-bit data transfer. In addition to generating its own frame-sync interval, the master also outputs a frame
sync for each slave that is being used.


Similar Part No. - TLC320AC01C

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLC320AC01C TI-TLC320AC01C Datasheet
392Kb / 90P
[Old version datasheet]   Single-Supply Analog Interface Circuit
TLC320AC01CFN TI-TLC320AC01CFN Datasheet
392Kb / 90P
[Old version datasheet]   Single-Supply Analog Interface Circuit
TLC320AC01CPM TI-TLC320AC01CPM Datasheet
392Kb / 90P
[Old version datasheet]   Single-Supply Analog Interface Circuit
More results

Similar Description - TLC320AC01C

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLC320AC02C TI1-TLC320AC02C_15 Datasheet
482Kb / 86P
[Old version datasheet]   Single-Supply Analog Interface Circuit
TLC320V343 TI1-TLC320V343 Datasheet
424Kb / 30P
[Old version datasheet]   SINGLE-SUPPLY ANALOG INTERFACE CIRCUIT
TLC320AC02C TI-TLC320AC02C Datasheet
447Kb / 84P
[Old version datasheet]   Single-Supply Analog Interface Circuit
TLC320AC01C TI-TLC320AC01C Datasheet
392Kb / 90P
[Old version datasheet]   Single-Supply Analog Interface Circuit
TLC32040M TI-TLC32040M Datasheet
202Kb / 30P
[Old version datasheet]   ANALOG INTERFACE CIRCUIT
logo
Burr-Brown (TI)
TSC2200 BURR-BROWN-TSC2200 Datasheet
645Kb / 40P
   PDA ANALOG INTERFACE CIRCUIT
logo
Texas Instruments
TSC2000 TI-TSC2000_08 Datasheet
514Kb / 35P
[Old version datasheet]   PDA ANALOG INTERFACE CIRCUIT
TSC2000 TI-TSC2000 Datasheet
498Kb / 34P
[Old version datasheet]   PDA ANALOG INTERFACE CIRCUIT
TSC2000 TI1-TSC2000_13 Datasheet
1Mb / 38P
[Old version datasheet]   PDA ANALOG INTERFACE CIRCUIT
TSC2200 TI1-TSC2200_16 Datasheet
1Mb / 45P
[Old version datasheet]   PDA ANALOG INTERFACE CIRCUIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com