Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TL16C552FNRG4 Datasheet(PDF) 30 Page - Texas Instruments

Part No. TL16C552FNRG4
Description  DUAL ASYCHRONOUS COMMUNICATIONS ELEMENT
Download  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TL16C552FNRG4 Datasheet(HTML) 30 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 30 / 33 page
background image
TL16C552
DUAL ASYCHRONOUS COMMUNICATIONS ELEMENT
WITH FIFO
SLLS102B − DECEMBER 1990 − REVISED MARCH 1996
30
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
PRINCIPLES OF OPERATION
programmable baud generator
The ACE serial channel contains a programmable baud rate generator that divides the clock (dc to 8 MHz) by
any divisor from 1 to (216 −1). The output frequency of the baud rate generator is 16
× the data rate (divisor #
= clock
÷ (baud rate × 16)) referred to in this document as RCLK. Two 8-bit divisor latch registers store the divisor
in a 16-bit binary format. These divisor latch registers must be loaded during initialization. Upon loading either
of the divisor latches, a 16-bit baud counter is immediately loaded. This prevents long counts on initial load. The
baud rate generator can use any of three different popular frequencies to provide standard baud rates. These
frequencies are 1.8432 MHz, 3.072 MHz, and 8 MHz. With these frequencies, standard bit rates from 50- to
512-kbits/s are available. Tables 14, 15, and 16 illustrate the divisors needed to obtain standard rates using
these three frequencies.
Table 14. Baud Rates Using a 1.8432-MHz Crystal
BAUD RATE
DESIRED
DIVISOR (N) USED TO
GENERATE 16 X CLOCK
PERCENT ERROR DIFFERENCE
BETWEEN DESIRED AND ACTUAL
50
75
110
134.5
150
300
600
1200
1800
2000
2400
3600
4800
7200
9600
19200
38400
56000
2304
1536
1047
857
768
384
192
96
64
58
48
32
24
16
12
6
3
2
0.026
0.058
0.690
2.860
Table 15. Baud Rates Using a 3.072-MHz Crystal
BAUD RATE
DESIRED
DIVISOR (N) USED TO
GENERATE 16 X CLOCK
PERCENT ERROR DIFFERENCE
BETWEEN DESIRED AND ACTUAL
50
75
110
134.5
150
300
600
1200
1800
2000
2400
3600
4800
7200
9600
19200
38400
3840
2560
1745
1428
1280
640
320
160
107
96
80
53
40
27
20
10
5
0.026
0.034
0.312
0.628
1.230


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn