Electronic Components Datasheet Search |
|
SN74LV74DBLE Datasheet(PDF) 2 Page - Texas Instruments |
|
SN74LV74DBLE Datasheet(HTML) 2 Page - Texas Instruments |
2 / 8 page SN54LV74, SN74LV74 DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 FUNCTION TABLE INPUTS OUTPUTS PRE CLR CLK D Q Q L H X X H L H LX XL H L LX X H† H† H H ↑ HH L H H ↑ LL H H H L X Q0 Q0 † This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level. logic symbol† S 4 3 1CLK 1D 2 1D R 1 1Q 5 6 C1 10 11 2CLK 12 2D 13 2Q 9 8 1PRE 2PRE 1CLR 2CLR 1Q 2Q † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages. logic diagram, each flip-flop (positive logic) TG C C TG C C TG C C C C TG C C PRE CLK D CLR Q Q |
Similar Part No. - SN74LV74DBLE |
|
Similar Description - SN74LV74DBLE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |