Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN54LV02 Datasheet(PDF) 1 Page - Texas Instruments

Part No. SN54LV02
Description  QUADRUPLE 2-INPUT POSITIVE-NOR GATES
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

SN54LV02 Datasheet(HTML) 1 Page - Texas Instruments

  SN54LV02 Datasheet HTML 1Page - Texas Instruments SN54LV02 Datasheet HTML 2Page - Texas Instruments SN54LV02 Datasheet HTML 3Page - Texas Instruments SN54LV02 Datasheet HTML 4Page - Texas Instruments SN54LV02 Datasheet HTML 5Page - Texas Instruments SN54LV02 Datasheet HTML 6Page - Texas Instruments SN54LV02 Datasheet HTML 7Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
SN54LV02, SN74LV02
QUADRUPLE 2INPUT POSITIVENOR GATES
SCLS183B − FEBRUARY 1993 − REVISED APRIL 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
D EPIC  (Enhanced-Performance Implanted
CMOS) 2-
µ Process
D Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC, TA = 25°C
D Typical VOHV (Output VOH Undershoot)
> 2 V at VCC, TA = 25°C
D ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model
(C = 200 pF, R = 0)
D Latch-Up Performance Exceeds 250 mA
Per JEDEC Standard JESD-17
D Package Options Include Plastic
Small-Outline (D), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW)
and Ceramic Flat (W) Packages, Ceramic
Chip Carriers (FK), and Ceramic (J)
300-mil DIPs
description
These quadruple 2-input positive-NOR gates are
designed for 2.7-V to 5.5-V VCC operation.
The ’LV02 perform Boolean function Y = A + B or
Y = A
• B in positive logic.
The SN74LV02 is available in TI’s shrink
small-outline package (DB), which provides the
same I/O pin count and functionality of standard
small-outline packages in less than half the
printed-circuit-board area.
The SN54LV02 is characterized for operation over the full military temperature range of −55
°C to 125°C. The
SN74LV02 is characterized for operation from −40
°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUT
A
B
OUTPUT
Y
H
X
L
X
HL
L
L
H
Copyright
 1996, Texas Instruments Incorporated
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1Y
1A
1B
2Y
2A
2B
GND
VCC
4Y
4B
4A
3Y
3B
3A
SN54LV02 ...J OR W PACKAGE
SN74LV02 . . . D, DB, OR PW PACKAGE
(TOP VIEW)
32 1 20 19
910 11 1213
4
5
6
7
8
18
17
16
15
14
4B
NC
4A
NC
3Y
1B
NC
2Y
NC
2A
SN54LV02 . . . FK PACKAGE
(TOP VIEW)
NC − No internal connection
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
EPIC is a trademark of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Html Pages

1  2  3  4  5  6  7 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn