Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN74ALS843 Datasheet(PDF) 1 Page - Texas Instruments

Part No. SN74ALS843
Description  9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ALS843 Datasheet(HTML) 1 Page - Texas Instruments

  SN74ALS843_15 Datasheet HTML 1Page - Texas Instruments SN74ALS843_15 Datasheet HTML 2Page - Texas Instruments SN74ALS843_15 Datasheet HTML 3Page - Texas Instruments SN74ALS843_15 Datasheet HTML 4Page - Texas Instruments SN74ALS843_15 Datasheet HTML 5Page - Texas Instruments SN74ALS843_15 Datasheet HTML 6Page - Texas Instruments SN74ALS843_15 Datasheet HTML 7Page - Texas Instruments SN74ALS843_15 Datasheet HTML 8Page - Texas Instruments SN74ALS843_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 11 page
background image
DW OR NT PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OE
1D
2D
3D
4D
5D
6D
7D
8D
9D
CLR
GND
VCC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
PRE
LE
SN74ALS843
9-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS
SDAS232A – DECEMBER 1983 – REVISED JANUARY 1995
Copyright
© 1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
3-State Buffer-Type Outputs Drive Bus
Lines Directly
Bus-Structured Pinout
Provides Extra Bus-Driving Latches
Necessary for Wider Address/Data Paths or
Buses With Parity
Buffered Control Inputs to Reduce
dc Loading Effects
Power-Up High-Impedance State
Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic (NT) 300-mil DIPs
description
This 9-bit bus-interface D-type latch features
3-state outputs designed specifically for driving
highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers,
I/O ports, bidirectional bus drivers, and working registers.
The nine latches are transparent D-type latches with noninverting data (D) inputs.
A buffered output-enable (OE) input places the nine outputs in either a normal logic state (high or low logic levels)
or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components.
OE does not affect the internal operation of the latches. Previously stored data can be retained or new data can
be entered while the outputs are off.
The SN74ALS843 is characterized for operation from 0
°C to 70°C.
FUNCTION TABLE
INPUTS
OUTPUT
PRE
CLR
OE
LE
D
Q
L
X
L
X
X
H
H
LL
X
X
L
H
HL
HL
L
H
HL
H
H
H
H
HL
L
X
Q0
X
X
H
X
X
Z
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn