Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DP8422V-33 Datasheet(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP8422V-33
Description  microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP8422V-33 Datasheet(HTML) 7 Page - National Semiconductor (TI)

Back Button DP8422V-33 Datasheet HTML 3Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 4Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 5Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 6Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 7Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 8Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 9Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 10Page - National Semiconductor (TI) DP8422V-33 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 60 page
background image
20 Signal Descriptions (Continued)
Pin
Device (If Not
Input
Description
Name
Applicable to All)
Output
25 PORT B ACCESS SIGNALS
AREQB
DP8422VT22
I
PORT B ACCESS REQUEST
This input asserted will latch the row column and bank
address if programmed and requests an access to take place for Port B If the
only
access can take place RAS will assert immediately If the access has to be delayed
RAS will assert as soon as possible from a positive edge of CLK
ATACKB
DP8422VT22
O
ADVANCED TRANSFER ACKNOWLEDGE PORT B
This output is asserted when
the access RAS is asserted for a Port B access This signal can be used to generate
only
the appropriate DTACK or WAIT type signal for Port B’s CPU or bus
26 COMMON DUAL PORT SIGNALS
GRANTB
DP8422VT22
O
GRANT B
This output indicates which port is currently granted access to the DRAM
array When GRANTB is asserted Port B has access to the array When GRANTB is
only
negated Port A has access to the DRAM array This signal is used to multiplex the
signals R0 – 8 9 10 C0 – 8 9 10 B0 – 1 WIN LOCK and ECAS0 – 3 to the DP8422V
when using dual accessing
LOCK
DP8422VT22
I
LOCK
This input can be used by the currently granted port to ‘‘lock out’’ the other
port from the DRAM array by inserting wait states into the locked out port’s access
only
cycle until LOCK is negated
27 POWER SIGNALS AND CAPACITOR INPUT
VCC
I
POWER
Supply Voltage
GND
I
GROUND
Supply Voltage Reference
CAP
I
CAPACITOR
This input is used by the internal PLL for stabilization The value of the
ceramic capacitor should be 01 mF and should be connected between this input and
ground
28 CLOCK INPUTS
There are two clock inputs to the DP8420V21V22V DP84T22 CLK and DELCLK These two clocks may both be tied to the
same clock input or they may be two separate clocks running at different frequencies asynchronous to each other
CLK
I
SYSTEM CLOCK
This input may be in the range of 0 Hz up to 33 MHz (up to 25 MHz
in the DP84T22V) This input is generally a constant frequency but it may be
controlled externally to change frequencies or perhaps be stopped for some arbitrary
period of time
This input provides the clock to the internal state machine that arbitrates between
accesses and refreshes This clock’s positive edges and negative levels are used to
extend the WAIT (DTACK) signals This clock is also used as the reference for the
RAS precharge time and RAS low time during refresh
All Port A and Port B accesses are assumed to be synchronous to the system clock
CLK
DELCLK
I
DELAY LINE CLOCK
The clock input DELCLK may be in the range of 6 MHz to
20 MHz and should be a multiple of 2 (ie 6 8 10 12 14 16 18 20 MHz) to have
the DP8420V21V22V DP84T22 switching characteristics hold If DELCLK is not
one of the above frequencies the accuracy of the internal delay line will suffer This is
because the phase locked loop that generates the delay line assumes an input clock
frequency of a multiple of 2 MHz
For example if the DELCLK input is at 7 MHz and we choose a divide by 3 (program
bits C0 – 2) this will produce 2333 MHz which is 16667% off of 2 MHz Therefore the
DP8420V21V22V DP84T22 delay line would produce delays that are shorter
(faster delays) than what is intended If divide by 4 was chosen the delay line would
be longer (slower delays) than intended (175 MHz instead of 2 MHz) (See Section 9
for more information)
This clock is also divided to create the internal refresh clock
7


Similar Part No. - DP8422V-33

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DP8422A NSC-DP8422A Datasheet
824Kb / 58P
   microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
DP8422AV-20 NSC-DP8422AV-20 Datasheet
824Kb / 58P
   microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
DP8422AV-25 NSC-DP8422AV-25 Datasheet
824Kb / 58P
   microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
More results

Similar Description - DP8422V-33

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DP8420A NSC-DP8420A Datasheet
824Kb / 58P
   microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
DP8430V NSC-DP8430V Datasheet
770Kb / 56P
   microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
DP8520A NSC-DP8520A Datasheet
859Kb / 70P
   DP8520A/DP8521A/DP8522A microCMOS Programmable 256k/1M/4M Video RAM Controller/Drivers
DP8418 NSC-DP8418 Datasheet
525Kb / 28P
   64k, 256k Dynamic RAM Controller/Drivers
DP8440-40 NSC-DP8440-40 Datasheet
644Kb / 46P
   microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
logo
Sharp Corporation
LH6V4256 SHARP-LH6V4256 Datasheet
198Kb / 18P
   CMOS 1M (256K x 4) Dynamic RAM
logo
National Semiconductor ...
DP8428 NSC-DP8428 Datasheet
523Kb / 26P
   1 Megabit High Speed Dynamic RAM Controller/Drivers
logo
Cypress Semiconductor
CY62147V CYPRESS-CY62147V Datasheet
170Kb / 9P
   4M (256K x 16) Static RAM
CY64146V CYPRESS-CY64146V Datasheet
234Kb / 10P
   4M (256K x 16) Static RAM
logo
Siemens Semiconductor G...
HYB314100BJBJL-50- SIEMENS-HYB314100BJBJL-50- Datasheet
1Mb / 23P
   4M x 1-Bit Dynamic RAM Low Power 4M x 1-Bit Dynamic RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com