Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1485V33-250AC Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1485V33-250AC
Description  2M x 36/4M x 18 Pipelined DCD SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1485V33-250AC Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1485V33-250AC Datasheet HTML 4Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 5Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 6Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 7Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 8Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 9Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 10Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 11Page - Cypress Semiconductor CY7C1485V33-250AC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
PRELIMINARY
CY7C1484V33
CY7C1485V33
Document #: 38-05285 Rev. *A
Page 8 of 29
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CEs, ADSP, and ADSC must remain
inactive for the duration of tZZREC after the ZZ input returns
LOW.
Interleaved Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
Parameter
Description
Test Conditions
Min.
Max.
Unit
IDDZZ
Snooze mode standby current
ZZ > VDD – 0.2V
TBD
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
Cycle Descriptions [1, 2, 3, 4]
Next Cycle
Add. Used
ZZ
CE3
CE2
CE1
ADSP
ADSC
ADV
OE
DQ
Write
Unselected
None
0
X
X
1
X
0
X
X
Hi-Z
X
Unselected
None
0
1
X
0
0
X
X
X
Hi-Z
X
Unselected
None
0
X
0
0
0
X
X
X
Hi-Z
X
Unselected
None
0
1
X
0
1
0
X
X
Hi-Z
X
Unselected
None
0
X
0
0
1
0
X
X
Hi-Z
X
Begin Read
External
0
0
1
0
0
X
X
X
Hi-Z
X
Begin Read
External
0
0
1
0
1
0
X
X
Hi-Z
Read
Continue Read
Next
0
X
X
X
1
1
0
1
Hi-Z
Read
Continue Read
Next
0
X
X
X
1
1
0
0
DQ
Read
Continue Read
Next
0
X
X
1
X
1
0
1
Hi-Z
Read
Continue Read
Next
0
X
X
1
X
1
0
0
DQ
Read
Suspend Read
Current
0
X
X
X
1
1
1
1
Hi-Z
Read
Suspend Read
Current
0
X
X
X
1
1
1
0
DQ
Read
Suspend Read
Current
0
X
X
1
X
1
1
1
Hi-Z
Read
Suspend Read
Current
0
X
X
1
X
1
1
0
DQ
Read
Begin Write
Current
0
X
X
X
1
1
1
X
Hi-Z
Write
Begin Write
Current
0
X
X
1
X
1
1
X
Hi-Z
Write
Begin Write
External
0
0
1
0
1
0
X
X
Hi-Z
Write
Notes:
1.
X = “Don’t Care.” 1 = HIGH, 0 = LOW.
2.
Write is defined by BWE, BWx, and GW. See Write Cycle Descriptions table.
3.
The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
4.
CE1, CE2, and CE3 are available only in the TQFP package. BGA package has a single chip select CE1.


Similar Part No. - CY7C1485V33-250AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1485V33-250AXC CYPRESS-CY7C1485V33-250AXC Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1485V33-250AXI CYPRESS-CY7C1485V33-250AXI Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
More results

Similar Description - CY7C1485V33-250AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1484V25 CYPRESS-CY7C1484V25 Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V33 CYPRESS-CY7C1484V33_07 Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1444AV25 CYPRESS-CY7C1444AV25 Datasheet
440Kb / 26P
   36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM
CY7C1386B CYPRESS-CY7C1386B Datasheet
789Kb / 32P
   512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1480V33 CYPRESS-CY7C1480V33_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V25 CYPRESS-CY7C1480V25_06 Datasheet
578Kb / 31P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33 CYPRESS-CY7C1480V33 Datasheet
398Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V25 CYPRESS-CY7C1480V25 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480BV33 CYPRESS-CY7C1480BV33 Datasheet
974Kb / 34P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33 CYPRESS-CY7C1480V33_06 Datasheet
578Kb / 31P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com