Electronic Components Datasheet Search |
|
SN65LVDS108 Datasheet(PDF) 9 Page - Texas Instruments |
|
|
SN65LVDS108 Datasheet(HTML) 9 Page - Texas Instruments |
9 / 21 page www.ti.com 0 100 200 300 400 500 600 700 0 100 200 300 400 500 Signaling Rate − Mbps VCC = 3.6 V VCC = 3 V TA = 255C 0 5 10 15 20 25 30 35 40 45 50 0 100 200 300 400 500 Clock Frequency − MHz VCC = 3.6 V VCC = 3 V TA = 255C SN65LVDS108 SLLS399E – NOVEMBER 1999 – REVISED FEBRUARY 2005 TYPICAL CHARACTERISTICS (continued) P-P EYE-PATTERN JITTER vs PRBS SIGNALING RATE NOTES: Input: 215 PRBS with peak-to-peak jitter < 100 ps at 100 Mbps, all outputs enabled and loaded with differential 100- Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0603-style capacitors 1 cm from the device. Figure 10. P-P PERIOD JITTER vs CLOCK FREQUENCY NOTES: Input: 50% duty cycle square wave with period jitter < 9 ps at 100 MHz, all outputs enabled and loaded with differential 100- Ω loads,worst-case output, supply decoupled with 0.1-µF and 0.001- µF ceramic 0603-style capacitors 1 cm from the device. Figure 11. 9 |
Similar Part No. - SN65LVDS108 |
|
Similar Description - SN65LVDS108 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |