Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

V62/06677-02XE Datasheet(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
Part No. V62/06677-02XE
Description  10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
Download  25 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

V62/06677-02XE Datasheet(HTML) 5 Page - Texas Instruments

  V62/06677-02XE Datasheet HTML 1Page - Texas Instruments V62/06677-02XE Datasheet HTML 2Page - Texas Instruments V62/06677-02XE Datasheet HTML 3Page - Texas Instruments V62/06677-02XE Datasheet HTML 4Page - Texas Instruments V62/06677-02XE Datasheet HTML 5Page - Texas Instruments V62/06677-02XE Datasheet HTML 6Page - Texas Instruments V62/06677-02XE Datasheet HTML 7Page - Texas Instruments V62/06677-02XE Datasheet HTML 8Page - Texas Instruments V62/06677-02XE Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 25 page
background image
www.ti.com
Start
Bit
Stop
Bit
DIN0 Held Low and DIN1 Held High
DIN0
DIN1
Start
Bit
Stop
Bit
Start
Bit
Stop
Bit
DIN4 Held Low and DIN5 Held High
DIN4
DIN5
Start
Bit
Stop
Bit
Start
Bit
Stop
Bit
DIN8 Held Low and DIN9 Held High
DIN8
DIN9
Start
Bit
Stop
Bit
DATA TRANSMISSION MODE
SN65LV1023A-EP
SN65LV1224B-EP
SGLS358 – SEPTEMBER 2006
FUNCTIONAL DESCRIPTION (continued)
Figure 2. RMT Pattern Examples
After initialization and synchronization, the serializer accepts parallel data from inputs DIN0–DIN9. The serializer
uses the TCLK input to latch the incoming data. The TCLK_R/F pin selects which edge the serializer uses to
strobe incoming data. If either of the SYNC inputs is high for six TCLK cycles, the data at DIN0–DIN9 is ignored
regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.
After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the
register. The start bit is always high and the stop bit is always low. The start and stop bits function as the
embedded clock bits in the serial stream.
The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO
±) at
12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is 66
× 12 = 792 Mbps. Because
only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz,
the useful data rate is 66
× 10 = 660 Mbps. The data source, which provides TCLK, must be in the range of
10 MHz to 66 MHz.
The serializer outputs (DO
±) can drive point-to-point connections or limited multipoint or multidrop backplanes.
The outputs transmit data when the enable pin (DEN) is high, PWRDN = high, and SYNC1 and SYNC2 are low.
When DEN is driven low, the serializer output pins enter the high-impedance state.
5
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn