Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SA8028 Datasheet(PDF) 11 Page - NXP Semiconductors

Part # SA8028
Description  2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SA8028 Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button SA8028 Datasheet HTML 7Page - NXP Semiconductors SA8028 Datasheet HTML 8Page - NXP Semiconductors SA8028 Datasheet HTML 9Page - NXP Semiconductors SA8028 Datasheet HTML 10Page - NXP Semiconductors SA8028 Datasheet HTML 11Page - NXP Semiconductors SA8028 Datasheet HTML 12Page - NXP Semiconductors SA8028 Datasheet HTML 13Page - NXP Semiconductors SA8028 Datasheet HTML 14Page - NXP Semiconductors SA8028 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
Philips Semiconductors
Product data
SA8028
2.5 GHz sigma delta fractional-N /
760 MHz IF integer frequency synthesizers
2002 Feb 22
11
2.0
SERIAL PROGRAMMING BUS
A simple 3-line bidirectional serial bus is used to program the circuit.
The 3 lines are DATA, CLOCK and STROBE. When the STROBE = 0,
the clock driver is enabled and on the positive edges of the CLOCK
signal, DATA is clocked into temporary shift registers. When the
STROBE = 1, the clock is disabled and the data in the shift register
is latched into different working registers, depending on the address
bits. In order to fully program the circuit, 3 words must be sent in the
following order: C, B, and A. An additional word, the D-word, is for
test purposes only: all bits in this test word should be initialized to 0
for normal operation. The N value of the B-word is stored temporarily
until the A-word is loaded to avoid temporarily false N settings, while
the corresponding fractional ratio Kn is not yet active. When a new
fractional ratio is loaded through the A-word, the fractional sigma
delta modulator is not reset, i.e., it will start the new fractional
sequence from the last state of the previously executed sequence. A
typical programming sequence is illustrated in Figure 10.
When loading several words in series, the minimum STROBE high
time between words must be observed (refer to Figure 8).
Unlike the earlier SA80xx family members, SA8028 has the built-in
feature to output the contents of an addressable internal register.
For the current SA8028, only the momentary division ratio N (RF
divider) can be retrieved through the serial bus. The handshake
protocol requires a “request to read” to be sent prior to each “read”,
i.e., by sending a D-word with the TreadN-bit (<D11>) set to “high”.
Immediately after the transition of “STROBE” from low-to-high,
four (4) clock pulses are needed to prepare the data for output and
another nine (9) clock pulses are needed to accomplish the serial
reading with LSB first. A high-to-low transition of “STROBE” then
resets the serial bus to the input mode. The timing diagram is
presented in Figure 9. In general, a high-to-low transition of the
“STROBE” signal will instantaneously reset the serial bus to the
input mode, even when the chip is in the output mode.
Table 2. Serial bus timing requirements (see Figures 8 and 9)
VDD = VDDCP =+3.0 V; Tamb = +25 °C unless otherwise specified. (Guaranteed by design.)
SYMBOL
PARAMETER
MIN.
TYP.
MAX.
UNIT
Serial programming clock; CLK
tr
Input rise time
10
40
ns
tf
Input fall time
10
40
ns
Tcy
Clock period
100
ns
Enable programming; STROBE
tSTART, tSTART;R
Delay to rising clock edge
40
ns
tW
Minimum inactive pulse width
1/fCOMP
ns
tSU;E
Enable set-up time to next clock edge
20
ns
tRESET
Reset data line to input mode
20
ns
Register serial input data; DATA (I)
tSU;DAT
Input data to clock set-up time
20
ns
tHD;DAT
Input data to clock hold time
20
ns
Register serial output data; DATA (O)
tSU;DAT;R
Input clock to data set-up time
20
ns
SR02296
CLK
DATA
STROBE
LSB
ADDRESS
tSU;DAT
tW
TCY
tSTART
tf
tr
MSB
tSU;E
tHD;DAT
>=0
Figure 8.
Serial bus “Write” timing diagram.


Similar Part No. - SA8028

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SA8025A PHILIPS-SA8025A Datasheet
456Kb / 23P
   Low-voltage 1.8GHz fractional-N synthesizer
1996 Oct 15
SA8025ADK PHILIPS-SA8025ADK Datasheet
456Kb / 23P
   Low-voltage 1.8GHz fractional-N synthesizer
1996 Oct 15
SA8026 PHILIPS-SA8026 Datasheet
289Kb / 18P
   2.5GHz low voltage fractional-N dual frequency synthesizer
1999 Nov 04
SA8026DH PHILIPS-SA8026DH Datasheet
289Kb / 18P
   2.5GHz low voltage fractional-N dual frequency synthesizer
1999 Nov 04
SA8027 PHILIPS-SA8027 Datasheet
231Kb / 22P
   2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer
2001 Aug 21
More results

Similar Description - SA8028

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
LMX2470 NSC-LMX2470 Datasheet
453Kb / 36P
   2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
logo
Texas Instruments
LMX2470 TI1-LMX2470_14 Datasheet
2Mb / 38P
[Old version datasheet]   2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
logo
Fujitsu Component Limit...
MB15F8XUL FUJITSU-MB15F8XUL Datasheet
201Kb / 6P
   Fractional-N / Integer dual PLL Frequency Synthesizers
logo
National Semiconductor ...
LMX2471 NSC-LMX2471 Datasheet
458Kb / 36P
   3.6 GHz Delta-Sigma Fractional-N PLL with 1.7 GHz Integer-N PLL
logo
NXP Semiconductors
SA8027 PHILIPS-SA8027 Datasheet
231Kb / 22P
   2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer
2001 Aug 21
logo
Asahi Kasei Microsystem...
AK1590 AKM-AK1590 Datasheet
988Kb / 36P
   1GHz Delta-Sigma Fractional-N Frequency Synthesizer
logo
National Semiconductor ...
LMX2485 NSC-LMX2485 Datasheet
868Kb / 37P
   50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum??Frequency Synthesizers with 800 MHz Integer PLL
LMX2485 NSC-LMX2485_08 Datasheet
744Kb / 40P
   50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum??Frequency Synthesizers with 800MHz Integer PLL
LMX2485_0610 NSC-LMX2485_0610 Datasheet
880Kb / 37P
   50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum??Frequency Synthesizers with 800 MHz Integer PLL
logo
Texas Instruments
LMX2485Q-Q1 TI-LMX2485Q-Q1_15 Datasheet
606Kb / 40P
[Old version datasheet]   LMX2485Q 500 MHz - 3.1 GHz High Performance Delta-Sigma Low Power DualPLLatinum??Frequency Synthesizers with 800 MHz Integer PLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com