Electronic Components Datasheet Search |
|
SN65CML100D Datasheet(PDF) 4 Page - Texas Instruments |
|
|
SN65CML100D Datasheet(HTML) 4 Page - Texas Instruments |
4 / 19 page www.ti.com SWITCHING CHARACTERISTICS SN65CML100 SLLS547 – NOVEMBER 2002 over recommended operating conditions (unless otherwise noted) NOM( PARAMETER TEST CONDITIONS MIN MAX UNIT 1) tPLH Propagation delay time, low-to-high-level output 250 800 ps tPHL Propagation delay time, high-to-low-level output 250 800 ps RT = 50 Ω or RT = 25 Ω, SeeFigure 4 tr Differential output signal rise time (20%–80%) 300 ps tf Differential output signal fall time (20%–80%) 300 ps tsk(p) Pulse skew (|tPHL– tPLH|)(2) 0 50 ps tsk(pp) Part-to-part skew(3) VID = 0.2 V 100 ps tjit(per) Period jitter, rms (1 standard deviation)(4) 750 MHz clock input(5) 1 5 ps tjit(cc) Cycle-to-cycle jitter (peak)(4) 750 MHz clock input(6) 8 27 ps tjit(pp) Peak-to-peak jitter(4) 1.5 Gbps 223-1 PRBS input(7) 30 70 ps tjit(det) Deterministic jitter, peak-to-peak(4) 1.5 Gbps 27–1 PRBS input(8) 25 65 ps (1) All typical values are at 25°C and with a 3.3-V supply. (2) tsk(p) is the magnitude of the time difference between the tPLH and tPHL. (3) tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devicesoperate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (4) Jitter parameters are ensured by design and characterization. Measurements are made with a Tektronix TDS6604 oscilloscope runningTektronix TDSJIT3 software. Agilent E4862B stimulus system jitter 2 ps tjit(per), 16 ps tjit(cc), 25 ps tjit(pp), and 10 ps tjit(det) has beensubtracted from the values. (5) VID = 200 mV, 50% duty cycle, VIC = 1.2 V, tr = tf ≤ 25 ns (20% to 80%), measured over 1000 samples. (6) VID = 200 mV, 50% duty cycle, VIC = 1.2 V, tr = tf ≤ 25 ns (20% to 80%). (7) VID = 200 mV, VIC = 1.2 V, tr = tf ≤ 0.25 ns (20% to 80%), measured over 100k samples. (8) VID = 200 mV, VIC = 1.2 V, tr = tf ≤ 0.25 ns (20% to 80%). Deterministic jitter is sum of pattern dependent jitter and pulse width distortion. 4 Submit Documentation Feedback |
Similar Part No. - SN65CML100D |
|
Similar Description - SN65CML100D |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |