 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DP83934VF Datasheet(PDF) 77 Page - National Semiconductor (TI) |
|
|
||||||||||||||||||||||||||||||
DP83934VF Datasheet(HTML) 77 Page - National Semiconductor (TI) |
|
|
77 / 104 page  90 AC and DC Specifications (Continued) AC Characteristics BUS CLOCK TIMING TLF11719 – 57 Number Parameter 20 MHz 25 MHz Units Min Max Min Max T1 Bus Clock Low Time 22 18 ns T2 Bus Clock High Time 22 18 ns T3 Bus Clock Cycle Time 50 100 40 100 ns POWER-ON RESET TLF11719 – 58 NON POWER-ON RESET TLF11719 – 59 Number Parameter 20 MHz 25 MHz Units Min Max Min Max T4 USRk10l Setup to RST 76 ns T5 USRk10l Hold from RST 98 ns T6 Power-On Reset Low (Notes 1 2) 10 10 TXC T8 Reset Pulse Width (Notes 1 2) 10 10 TXC Note 1 The reset time is determined by the slower of BSCK or TXC If BSCK l TXC T6 and T8 equal 10 TXCs If BSCK k TXC T6 and T8 equal 10 BSCKs (T3) Note 2 These specifications are not tested 77 |
Similar Part No. - DP83934VF |
|
Similar Description - DP83934VF |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
