DS96F173M/DS96F175C/DS96F175M

www.ti.com

SNOSC40F – JULY 2000 – REVISED APRIL 2013

MIL-STD-883C

Switching Characteristics

Symbol

Parameter

Conditions

Units

Typ

Max

Max

Max

Propagation Delay Time, Low to

15

22

30

30

ns

High Level Output

Propagation Delay Time, High to

15

22

30

30

ns

Low Level Output

Output Enable Time to High Level

12

16

27

27

ns

Output Enable Time to Low Level

13

18

27

27

ns

Output Disable Time from High

(1)

14

20

27

27

ns

Level

(1)

14

30

37

37

ns

Output Disable Time from Low

14

18

30

30

ns

Level

Pulse Width Distortion (SKEW)

See Figure 7

1

3

5.0

5.0

ns

(1)

Testing at 20 pF assures conformance to 5 pF specification.

Connection Diagrams

16-Lead Ceramic Dual-In-Line CDIP Package

Package Number NFE

16-Lead Ceramic Dual-In-Line CDIP Package

Package Number NFE

(2)

DS96F173 with active high and active low Enables are

shown. DS96F175 has active high Enable only.

Copyright © 2000–2013, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: DS96F173M/DS96F175C/DS96F175M