Electronic Components Datasheet Search |
|
DS90UB904QSQE/NOPB Datasheet(PDF) 9 Page - Texas Instruments |
|
|
DS90UB904QSQE/NOPB Datasheet(HTML) 9 Page - Texas Instruments |
9 / 47 page DS90UB903Q, DS90UB904Q www.ti.com SNLS332E – JUNE 2010 – REVISED APRIL 2013 Electrical Characteristics (1)(2)(3) (continued) Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units Differential Threshold VTH +90 High Voltage (Figure 10) mV VTL Differential Threshold -90 Low Voltage VIN Differential Input RIN+ - RIN- 180 mV Voltage Range IIN Input Current VIN = VDD or 0V, VDD = 1.89V -20 ±1 +20 µA RT Differential Internal Termination Differential across RIN+ and RIN- 80 100 120 Ω Resistance SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD IDDT RT = 100Ω Serializer (Tx) WORST CASE pattern 62 90 VDDn = 1.89V VDDn Supply Current (Figure 5) PCLK = 43 MHz mA (includes load Default Registers RT = 100Ω current) 55 RANDOM PRBS-7 pattern IDDIOT VDDIO = 1.89V PCLK = 43 MHz 2 5 Serializer (Tx) RT = 100Ω Default Registers VDDIO Supply WORST CASE pattern mA Current (includes load VDDIO = 3.6V (Figure 5) current) PCLK = 43 MHz 7 15 Default Registers IDDTZ VDDn = 1.89V 370 775 Serializer (Tx) Supply PDB = 0V; All other IDDIOTZ VDDIO = 1.89V 55 125 µA Current Power-down LVCMOS Inputs = 0V VDDIO = 3.6V 65 135 IDDR VDDn = 1.89V, CL = 8 pF PCLK = 43 MHz Deserializer (Rx) WORST CASE Pattern SSCG[3:0] = ON 60 96 VDDn Supply Current (Figure 5) Default Registers (includes load VDDn = 1.89V, CL = 8 pF PCLK = 43 MHz current) 53 RANDOM PRBS-7 Pattern Default Registers mA IDDIOR VDDIO = 1.89V, CL = 8 pF PCLK = 43 MHz Deserializer (Rx) WORST CASE Pattern 21 32 Default Registers VDDIO Supply (Figure 5) Current (includes load VDDIO = 3.6V, CL = 8 pF PCLK = 43 MHz current) 49 83 WORST CASE Pattern Default Registers IDDRZ VDDn = 1.89V 42 400 Deserializer (Rx) PDB = 0V; All other IDDIORZ Supply Current VDDIO = 1.89V 8 40 µA LVCMOS Inputs = 0V Power-down VDDIO = 3.6V 350 800 Recommended Serializer Timing for PCLK (1) Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units tTCP Transmit Clock Period 23.3 T 100 ns tTCIH Transmit Clock Input High 0.4T 0.5T 0.6T ns Time 10 MHz – 43 MHz tTCIL Transmit Clock Input Low 0.4T 0.5T 0.6T ns Time tCLKT PCLK Input Transition Time 0.5 3 ns (Figure 11) fOSC Internal oscillator clock 25 MHz source (1) Recommended Input Timing Requirements are input specifications and not tested in production. Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: DS90UB903Q DS90UB904Q |
Similar Part No. - DS90UB904QSQE/NOPB |
|
Similar Description - DS90UB904QSQE/NOPB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |