Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DS90LV049 Datasheet(PDF) 5 Page - Texas Instruments

Part # DS90LV049
Description  3V LVDS Dual Line Driver with Dual Line Receiver
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DS90LV049 Datasheet(HTML) 5 Page - Texas Instruments

  DS90LV049_15 Datasheet HTML 1Page - Texas Instruments DS90LV049_15 Datasheet HTML 2Page - Texas Instruments DS90LV049_15 Datasheet HTML 3Page - Texas Instruments DS90LV049_15 Datasheet HTML 4Page - Texas Instruments DS90LV049_15 Datasheet HTML 5Page - Texas Instruments DS90LV049_15 Datasheet HTML 6Page - Texas Instruments DS90LV049_15 Datasheet HTML 7Page - Texas Instruments DS90LV049_15 Datasheet HTML 8Page - Texas Instruments DS90LV049_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 19 page
background image
DS90LV049
www.ti.com
SNLS159D – NOVEMBER 2002 – REVISED APRIL 2013
SWITCHING CHARACTERISTICS
VDD = +3.3V ± 10%, TA = −40°C to +85°C
(1) (2)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
LVDS Outputs (Driver Outputs)
tPHLD
Differential Propagation Delay High to Low
0.7
2
ns
tPLHD
Differential Propagation Delay Low to High
0.7
2
ns
tSKD1
Differential Pulse Skew |tPHLD − tPLHD|
(3) (4)
0
0.05
0.4
ns
RL = 100 Ω
tSKD2
Differential Channel-to-Channel Skew(3)(5)
0
0.05
0.5
ns
(Figure 2 and Figure 3)
tSKD3
Differential Part-to-Part Skew(3)(6)
0
1.0
ns
tTLH
Rise Time(3)
0.2
0.4
1
ns
tTHL
Fall Time(3)
0.2
0.4
1
ns
tPHZ
Disable Time High to Z
1.5
3
ns
tPLZ
Disable Time Low to Z
1.5
3
ns
RL = 100 Ω
(Figure 4 and Figure 5)
tPZH
Enable Time Z to High
1
3
6
ns
tPZL
Enable Time Z to Low
1
3
6
ns
fMAX
Maximum Operating Frequency(7)
200
250
MHz
LVCMOS Outputs (Receiver Outputs)
tPHL
Propagation Delay High to Low
0.5
2
3.5
ns
tPLH
Propagation Delay Low to High
0.5
2
3.5
ns
tSK1
Pulse Skew |tPHL − tPLH|
(8)
0
0.05
0.4
ns
tSK2
Channel-to-Channel Skew(9)
(Figure 6 and Figure 7)
0
0.05
0.5
ns
tSK3
Part-to-Part Skew(10)
0
1.0
ns
tTLH
Rise Time(3)
0.3
0.9
1.4
ns
tTHL
Fall Time(3)
0.3
0.75
1.4
ns
tPHZ
Disable Time High to Z
3
5.6
8
ns
tPLZ
Disable Time Low to Z
3
5.4
8
ns
(Figure 8 and Figure 9)
tPZH
Enable Time Z to High
2.5
4.6
7
ns
tPZL
Enable Time Z to Low
2.5
4.6
7
ns
fMAX
Maximum Operating Frequency(11)
200
250
MHz
(1)
All typical values are given for: VDD = +3.3 V, TA = +25°C.
(2)
Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50 Ω, tr ≤ 1 ns, and tf ≤ 1 ns.
(3)
These parameters are specified by design. The limits are based on statistical analysis of the device performance over PVT (process,
voltage, temperature) ranges.
(4)
tSKD1 or differential pulse skew is defined as |tPHLD − tPLHD|. It is the magnitude difference in the differential propagation delays between
the positive going edge and the negative going edge of the same driver channel.
(5)
tSKD2 or differential channel-to-channel skew is defined as the magnitude difference in the differential propagation delays between two
driver channels on the same device.
(6)
tSKD3 or differential part-to-part skew is defined as |tPLHD Max − tPLHD Min| or |tPHLD Max − tPHLD Min|. It is the difference between the
minimum and maximum specified differential propagation delays. This specification applies to devices at the same VDD and within 5°C of
each other within the operating temperature range.
(7)
fMAX generator input conditions: tr = tf < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output Criteria: duty cycle = 45%/55%, VOD >
250 mV, all channels switching.
(8)
tSK1 or pulse skew is defined as |tPHL − tPLH|. It is the magnitude difference in the propagation delays between the positive going edge
and the negative going edge of the same receiver channel.
(9)
tSK2 or channel-to-channel skew is defined as the magnitude difference in the propagation delays between two receiver channels on the
same device.
(10) tSK3 or part-to-part skew is defined as |tPLH Max − tPLH Min| or |tPHL Max − tPHL Min|. It is the difference between the minimum and maximum
specified propagation delays. This specification applies to devices at the same VDD and within 5°C of each other within the operating
temperature range.
(11) fMAX generator input conditions: tr = tf < 1 ns (0% to 100%), 50% duty cycle, VID = 200 mV, VCM = 1.2 V . Output Criteria: duty cycle =
45%/55%, VOH > 2.7 V, VOL < 0.25 V, all channels switching.
Copyright © 2002–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DS90LV049


Similar Part No. - DS90LV049_15

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DS90LV049H NSC-DS90LV049H Datasheet
614Kb / 10P
   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
logo
Texas Instruments
DS90LV049H TI1-DS90LV049H Datasheet
950Kb / 19P
[Old version datasheet]   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
logo
National Semiconductor ...
DS90LV049HMT NSC-DS90LV049HMT Datasheet
614Kb / 10P
   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
logo
Texas Instruments
DS90LV049HMT TI1-DS90LV049HMT Datasheet
950Kb / 19P
[Old version datasheet]   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
DS90LV049HMT/NOPB TI1-DS90LV049HMT/NOPB Datasheet
950Kb / 19P
[Old version datasheet]   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
More results

Similar Description - DS90LV049_15

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DS90LV049 NSC-DS90LV049 Datasheet
230Kb / 10P
   3V LVDS Dual Line Driver with Dual Line Receiver
logo
Fairchild Semiconductor
FIN1049 FAIRCHILD-FIN1049 Datasheet
319Kb / 10P
   LVDS Dual Line Driver with Dual Line Receiver
FIN1049MTCX FAIRCHILD-FIN1049MTCX Datasheet
1Mb / 12P
   LVDS Dual-Line Driver with Dual-Line Receiver
logo
ON Semiconductor
FIN1049 ONSEMI-FIN1049 Datasheet
822Kb / 14P
   LVDS Dual-Line Driver with Dual-Line Receiver
April 2013 Rev. 1.0.3
logo
National Semiconductor ...
DS90LV028A NSC-DS90LV028A_05 Datasheet
727Kb / 10P
   3V LVDS Dual CMOS Differential Line Receiver
DS90LV028A NSC-DS90LV028A Datasheet
247Kb / 10P
   3V LVDS Dual CMOS Differential Line Receiver
logo
Texas Instruments
DS90LV049H TI1-DS90LV049H_15 Datasheet
950Kb / 19P
[Old version datasheet]   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
logo
National Semiconductor ...
DS90LV049H NSC-DS90LV049H Datasheet
614Kb / 10P
   High Temperature 3V LVDS Dual Line Driver and Receiver Pair
logo
Texas Instruments
DS90LV028AH TI1-DS90LV028AH_13 Datasheet
974Kb / 16P
[Old version datasheet]   High Temperature 3V LVDS Dual Differential Line Receiver
logo
National Semiconductor ...
DS90LV028AH NSC-DS90LV028AH Datasheet
648Kb / 8P
   High Temperature 3V LVDS Dual Differential Line Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com