Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADP3421 Datasheet(PDF) 3 Page - Analog Devices

Part No. ADP3421
Description  Geyserville-Enabled DC-DC Converter Controller for Mobile CPUs
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADP3421 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
REV. A
–3–
ADP3421
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
CURRENT LIMIT COMPARATOR
Input Offset Voltage
VCLOS
VCS– = 1.3 V
–6
+6
mV
Input Bias Current
ICL+
VCS+ = 1.3 V
–5
+5
µA
Hysteresis Current
ICL–
VCORE = VRAMP = 1.3 V
VREG = 1.28 V, VCS– = 1.3 V
VCS+ = 1.28 V
RIHYS Open
–5
µA
RIHYS = 170 k
–22
–30
–38
µA
RIHYS = 17 k
–265
–300
–335
µA
VCS+ = 1.32 V
RIHYS Open
–5
µA
RIHYS = 170 k
–13
–20
–27
µA
RIHYS = 17 k
–175
–200
–225
µA
Hysteresis Setting Reference Voltage VVHYS
1.53
1.70
1.87
V
Propagation Delay Time
6
tCLPD
7
TA = 25
°C30
60
ns
0
°C ≤ TA ≤ 100°C
50
100
ns
LINEAR REGULATOR SOFT-START TIMER
Charge Current
ISSC(UP)
VSSC = 0 V
–0.6
–1.0
–1.4
µA
Discharge Current
ISSC(DN)
VSSC = 1.7 V, VUVLO = 1.1 V
0.3
1.0
mA
Enable Threshold
VSSCEN
4
150
400
mV
Termination Threshold
VSSCTH
1.53
1.70
1.87
V
2.5 V CLK LDO CONTROLLER
Feedback Bias Current
ICLKFB
VCLKFB = 2.5 V
12.5
25
µA
Output Drive Current
ICLKDRV
VCLKDRV = 2.55 V
1
µA
VCLKDRV = 2.45 V
3
20
mA
DC Transconductance
GCLK
∆I
CLKDRV = 1 mA
500
mA/V
1.5 V I/O LDO CONTROLLER
Feedback Bias Current
IIOFB
VIOFB = 1.5 V
7.5
15
µA
Output Drive Current
IIODRV
VIODRV = 1.53 V
1
µA
VIODRV = 1.47 V
10
60
mA
DC Transconductance
GIO
∆I
CLKDRV = 1 mA
650
mA/V
LEVEL TRANSLATOR
Input Clamping Threshold
VLTIH
ILTI = –10
µA
0.95
1.5
V
Output Voltage
VLTOH
ILTI = –10
µA9
0.9
× VCCLT
VCCLT
V
VLTOL
VLTI = 0.175 V
9
375
mV
Propagation Delay Time
6
tLTPD
10
ns
NOTES
1V
CORE ramps up monotonically.
2V
CORE ramps down monotonically.
3During latency time of VID code change, the Power Good output signal should not be considered valid.
4Internal bias and soft start are not enabled unless the soft-start pin voltage first drops below the enable threshold.
5Measured from 50% of VID code transient amplitude to the point where V
DAC settles within
±1% of its steady state value.
6Guaranteed by characterization.
740 mV p-p amplitude impulse with 20 mV overdrive. Measure from the input threshold intercept point to 50% of the output voltage swing.
8Measured between the 30% and 70% points of the output voltage swing.
9The LTO output tied to V
CCLT = 2.5 V rail through an RLTO = 150
Ω pull-up resistor.
Specifications subject to change without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn