 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DAC8801IDRBR Datasheet(PDF) 9 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
DAC8801IDRBR Datasheet(HTML) 9 Page - Texas Instruments |
|
|
9 / 22 page  www.ti.com t(CSS) t(DS) t(DH) t(CH) t(CL) t(CSH) SDI CLK CS D13 D12 D11 D10 D9 D8 D7 D6 D1 D0 DAC8801 SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 Figure 19. DAC8801 Timing Diagram Table 1. Control Logic Truth Table(1) CLK CS Serial Shift Register DAC Register X H No effect Latched ↑+ L Shift register data advanced one bit Latched X H No effect Latched X ↑+ Shift register data transferred to DAC register New data loaded from serial register (1) ↑+ Positive logic transition; X = Don't care Table 1. Serial Input Register Data Format, Data Loaded MSB First B13 B0 Bit (MSB) B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 (LSB) Data(1) D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (1) A full 16-bit data word can be loaded into the serial register, but only the last 14 bits are transferred to the DAC register when CS goes high. 9 Submit Documentation Feedback |
Similar Part No. - DAC8801IDRBR |
|
Similar Description - DAC8801IDRBR |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
