Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DAC124S085 Datasheet(PDF) 7 Page - Texas Instruments

Part No. DAC124S085
Description  DAC124S085 12-Bit Micro Power Quad Digital-to-Analog Converter With Rail-to-Rail Output
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

DAC124S085 Datasheet(HTML) 7 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
7
DAC124S085
www.ti.com
SNAS348G – MAY 2006 – REVISED APRIL 2016
Product Folder Links: DAC124S085
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Electrical Characteristics (continued)
TA = 25°C, VA = 2.7 V to 5.5 V, VREFIN = VA, CL = 200 pF to GND, fSCLK = 30 MHz, and input code range 48 to 4047 (unless
otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
PN
Normal supply power
fSCLK = 30 MHz,
output unloaded,
VA = 2.7 V to 3.6 V
TA = 25°C
1.1
mW
–40°C
≤ TA ≤ 105°C
1.7
fSCLK = 30 MHz,
output unloaded,
VA = 4.5 V to 5.5 V
TA = 25°C
2.4
mW
–40°C
≤ TA ≤ 105°C
3.6
fSCLK = 0 MHz,
output unloaded
VA = 2.7V to 3.6 V
1
mW
VA = 4.5 V to 5.5 V
2.2
mW
PPD
Power-down supply
power(2)
All PD modes, output
unloaded,
SYNC = DIN = 0 V
after PD mode loaded
VA = 2.7 V to 3.6 V
0.3
3.6
µW
VA = 4.5 V to 5.5 V
0.8
5.5
µW
(1)
Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are ensured to AOQL (Average Outgoing
Quality Level).
(2)
This parameter is ensured by design and/or characterization and is not tested in production.
7.6 Timing Requirements
TA = 25°C, VA = 2.7 V to 5.5 V, VREFIN = VA, CL = 200 pF to GND, fSCLK = 30 MHz, and input code range 48 to 4047 (unless
otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
fSCLK
SCLK frequency
TA = 25°C
40
MHz
–40°C
≤ TA ≤ 105°C
30
ts
Output voltage settling time(2)
400h to C00h
code change
RL = 2 kΩ, CL = 200 pF
TA = 25°C
6
µs
–40°C
≤ TA ≤ 105°C
8.5
SR
Output slew rate
1
V/µs
Glitch impulse
Code change from 800h to 7FFh
12
nV-sec
Digital feedthrough
0.5
nV-sec
Digital crosstalk
1
nV-sec
DAC-to-DAC crosstalk
3
nV-sec
Multiplying bandwidth
VREFIN = 2.5 V ± 0.1 Vpp
160
kHz
Total harmonic distortion
VREFIN = 2.5 V ± 0.1 Vpp
input frequency = 10 kHz
70
dB
tWU
Wake-up time
VA = VREF = 3 V
6
µs
VA = VREF = 5 V
39
µs
1/fSCLK
SCLK cycle time
TA = 25°C
25
ns
–40°C
≤ TA ≤ 105°C
33
tCH
SCLK high time
TA = 25°C
7
ns
–40°C
≤ TA ≤ 105°C
10
tCL
SCLK low time
TA = 25°C
7
ns
–40°C
≤ TA ≤ 105°C
10
tSS
SYNC set-up time
prior to SCLK falling edge
TA = 25°C
4
ns
–40°C
≤ TA ≤ 105°C
10
tDS
Data set-up time
prior to SCLK falling edge
TA = 25°C
1.5
ns
–40°C
≤ TA ≤ 105°C
3.5
tDH
Data hold time
after SCLK falling edge
TA = 25°C
1.5
ns
–40°C
≤ TA ≤ 105°C
3.5
tCFSR
SCLK fall
prior to rise of SYNC
TA = 25°C
0
ns
–40°C
≤ TA ≤ 105°C
3


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn