Electronic Components Datasheet Search |
|
SN74LVC2G240 Datasheet(PDF) 1 Page - Texas Instruments |
|
|
SN74LVC2G240 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 17 page Seemechanicaldrawingsfordimensions. DCTPACKAGE (TOP VIEW) DCUPACKAGE (TOP VIEW) 1 V CC 8 1OE 2 7 1A 2OE 3 6 2Y 1Y 4 5 GND 2A 3 6 1Y 2Y 8 1 V CC 1OE 5 GND 4 2A 2 7 2OE 1A GND 5 4 2A 3 6 1Y 2Y 2 7 2OE 1A 8 V CC 1 1OE YZP PACKAGE (BOTTOMVIEW) SN74LVC2G240 www.ti.com SCES208I – APRIL 1999 – REVISED NOVEMBER 2013 Dual Buffer Driver With 3-State Outputs Check for Samples: SN74LVC2G240 1 FEATURES DESCRIPTION This dual buffer driver is designed for 1.65-V to 5.5-V 2 • Available in the Texas Instruments NanoFree™ VCC operation. Package The SN74LVC2G240 device is designed specifically • Supports 5-V VCC Operation to improve the performance and density of 3-state • Inputs Accept Voltages to 5.5 V memory address drivers, clock drivers, and bus- • Max tpd of 4.6 ns at 3.3 V oriented receivers and transmitters. • Low Power Consumption, 10-µA Max ICC NanoFree™ package technology is a major • ±24-mA Output Drive at 3.3 V breakthrough in IC packaging concepts, using the die as the package. • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C This device is organized as two 1-bit buffers/drivers • Typical VOHV (Output VOH Undershoot) with separate output-enable (OE) inputs. When OE is low, the device passes data from the A input to the Y >2 V at VCC = 3.3 V, TA = 25°C output. When OE is high, the outputs are in the high- • Ioff Supports Live Insertion, Partial-Power- impedance state. Down Mode, and Back-Drive Protection To ensure the high-impedance state during power up • Can Be Used as a Down Translator to or power down, OE should be tied to VCC through a Translate Inputs From a Max of 5.5 V Down to pullup resistor; the minimum value of the resistor is the VCC Level determined by the current-sinking capability of the • Latch-Up Performance Exceeds 100 mA Per driver. JESD 78, Class II This device is fully specified for partial-power-down • ESD Protection Exceeds JESD 22 applications using Ioff. The Ioff circuitry disables the – 2000-V Human-Body Model (A114-A) outputs, preventing damaging current backflow through the device when it is powered down. – 1000-V Charged-Device Model (C101) 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2 NanoFree is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74LVC2G240 |
|
Similar Description - SN74LVC2G240 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |