Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CD54AC112F3A Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # CD54AC112F3A
Description  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CD54AC112F3A Datasheet(HTML) 4 Page - Texas Instruments

  CD54AC112F3A Datasheet HTML 1Page - Texas Instruments CD54AC112F3A Datasheet HTML 2Page - Texas Instruments CD54AC112F3A Datasheet HTML 3Page - Texas Instruments CD54AC112F3A Datasheet HTML 4Page - Texas Instruments CD54AC112F3A Datasheet HTML 5Page - Texas Instruments CD54AC112F3A Datasheet HTML 6Page - Texas Instruments CD54AC112F3A Datasheet HTML 7Page - Texas Instruments CD54AC112F3A Datasheet HTML 8Page - Texas Instruments CD54AC112F3A Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 1.5 V (unless
otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
8
9
MHz
t
Pulse duration
CLK high or low
63
55
ns
tw
Pulse duration
CLR or PRE low
56
49
ns
tsu
Setup time, before CLK
J or K
50
44
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
31
27
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
71
81
MHz
t
Pulse duration
CLK high or low
7
6
ns
tw
Pulse duration
CLR or PRE low
6.3
5.5
ns
tsu
Setup time, before CLK
J or K
5.6
4.9
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
3.5
3..1
ns
timing requirements over recommended operating free-air temperature0 range, VCC = 5 V ± 0.5 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
100
114
MHz
t
Pulse duration
CLK high or low
5
4.4
ns
tw
Pulse duration
CLR or PRE low
4.5
3.9
ns
tsu
Setup time, before CLK
J or K
4
3.5
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
2.5
2.2
ns


Similar Part No. - CD54AC112F3A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD54AC112F3A TI-CD54AC112F3A Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112F3A TI-CD54AC112F3A Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

Similar Description - CD54AC112F3A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
SN54H103 TI-SN54H103 Datasheet
157Kb / 3P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR
SN54LS113A TI-SN54LS113A Datasheet
259Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
logo
NXP Semiconductors
74F113 PHILIPS-74F113 Datasheet
81Kb / 10P
   Dual J-K negative edge-triggered flip-flops without reset
1991 Feb 14
logo
Hitachi Semiconductor
HD74LS107A HITACHI-HD74LS107A Datasheet
70Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Clear)
logo
Renesas Technology Corp
HD74LS107A RENESAS-HD74LS107A Datasheet
95Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops (with Clear)
logo
Hitachi Semiconductor
HD74LS113 HITACHI-HD74LS113 Datasheet
67Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset)
logo
Texas Instruments
SN54ALS113A TI1-SN54ALS113A Datasheet
74Kb / 4P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com