Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADC16DX370 Datasheet(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
Part # ADC16DX370
Description  ADC16DX370 Dual 16-Bit 370 MSPS ADC
Download  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC16DX370 Datasheet(HTML) 30 Page - Texas Instruments

Back Button ADC16DX370 Datasheet HTML 26Page - Texas Instruments ADC16DX370 Datasheet HTML 27Page - Texas Instruments ADC16DX370 Datasheet HTML 28Page - Texas Instruments ADC16DX370 Datasheet HTML 29Page - Texas Instruments ADC16DX370 Datasheet HTML 30Page - Texas Instruments ADC16DX370 Datasheet HTML 31Page - Texas Instruments ADC16DX370 Datasheet HTML 32Page - Texas Instruments ADC16DX370 Datasheet HTML 33Page - Texas Instruments ADC16DX370 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 77 page
background image
ADC16DX370
SNVSA18C – APRIL 2014 – REVISED AUGUST 2014
www.ti.com
8.3.9 Data Format
Data may be output in the serial stream as 2’s complement format by default or optionally as offset binary. This
formatting is configured through the SPI and is performed in the data path prior to JESD204B data framing and
8b/10b encoding.
8.3.10 JESD204B Supported Features
The ADC16DX370 device supports a feature set of the JESD204B standard targeted to its intended applications
but does not implement all the flexibility of the standard. Table 3 summarizes the level of feature support.
Table 3. ADC16DX370 Feature Support for the JESD204B Serial Interface
Feature
Supported
Not Supported
Subclass
Subclass 1, 0(1)
Subclass 2
AC coupled CLKIN and SYSREF
Device Clock
(CLKIN) and
DC coupled CLKIN and SYSREF (special cases)
SYSREF
Periodic, Pulsed Periodic and One-Shot SYSREF
Deterministic
latency
supported
for
subclass
1 •
Deterministic latency not supported for non-
Latency
implementations using standard SYSREF signal
standard implementations
Electrical layer
LV-OIF-11G-SR interface and performance
TX lane polarity inversion
features
AC coupled serial lanes
DC coupled serial lanes
F, S, and HD configuration depends on L and is
not independently configurable
L = 1 or 2 for each channel
Transport layer
M, N, N’, CS, CF configuration
features and
K configuration
configuration
Idle link mode
Scrambling
Short and Long transport layer test patterns
8b/10b encoding
Data link layer
Lane synchronization
RPAT/JSPAT test sequences
features
D21.5,
K28.5,
ILA,
PRBS7,
PRBS23,
Ramp
test
sequences
(1)
The ADC16DX370 supports most subclass 0 requirements, but is not strictly subclass compliant.
8.3.11 Transport Layer Configuration
The transport layer features supported by the ADC16DX370 device are a subset of possible features described
in the JESD204B standard. The configuration options are intentionally simplified to provide the lowest power and
most easy-to-use solution.
8.3.11.1 Lane Configuration
Each channel outputs its digital data on up to two serial lanes that support JESD204B. The number of
transmission lanes per channel (L) is configurable as 1 or 2. The device does not allow transmitting both
channels on the same lane. When using one serial lane per channel, the serial-data lane transmits at 20 times
the sampling rate. A 370 MSPS sampling rate corresponds to a 7.4 Gb/s per lane rate. When using two serial
lanes per channel, the serial data rate is 10 times the sampling rate. A 370 MSPS sampling rate corresponds to
a 3.7 Gb/s per lane rate.
8.3.11.2 Frame Format
The format of the data arranged in a frame depends on the L setting. The octets per frame (F), samples per
frame (S), and high-density mode (HD) parameters are not independently configurable. The N, N’, CS, CF, M,
and HD parameters are fixed and not configurable. Figure 33 shows the data format for L = 1 and L = 2. M = 1 in
this device, indicating one converter per device and each channel is considered a different device. Therefore, the
L value corresponds to the number of lanes used by a channel, not the number of lanes output from the chip.
30
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: ADC16DX370


Similar Part No. - ADC16DX370

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
ADC16DV160 NSC-ADC16DV160 Datasheet
710Kb / 26P
   Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs
logo
Texas Instruments
ADC16DV160 TI1-ADC16DV160 Datasheet
1Mb / 36P
[Old version datasheet]   Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs
ADC16DV160 TI1-ADC16DV160 Datasheet
1Mb / 38P
[Old version datasheet]   160 MSPS Analog-to-Digital Converter
logo
National Semiconductor ...
ADC16DV160CILQ NSC-ADC16DV160CILQ Datasheet
710Kb / 26P
   Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital Converter with DDR LVDS Outputs
logo
Texas Instruments
ADC16DV160CILQ/NOPB TI1-ADC16DV160CILQ/NOPB Datasheet
1Mb / 38P
[Old version datasheet]   160 MSPS Analog-to-Digital Converter
More results

Similar Description - ADC16DX370

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9460 AD-AD9460 Datasheet
1Mb / 32P
   16-Bit, 80 MSPS/105 MSPS ADC
REV. 0
AD4630-16 AD-AD4630-16 Datasheet
1Mb / 49P
   16-Bit, 2 MSPS, Dual Channel SAR ADC
Rev. 0
AD9460 AD-AD9460_17 Datasheet
1Mb / 33P
   16-Bit, 80 MSPS/105 MSPS ADC
AD9460 AD-AD9460_15 Datasheet
1Mb / 32P
   16-Bit, 80 MSPS/105 MSPS ADC
REV. 0
AD7671 AD-AD7671_15 Datasheet
675Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. C
AD7623 AD-AD7623 Datasheet
444Kb / 29P
   16-Bit, 1.33 MSPS PulSAR ADC
AD9446 AD-AD9446_17 Datasheet
707Kb / 37P
   16-Bit, 80/100 MSPS ADC
AD7671ASTZ AD-AD7671ASTZ Datasheet
675Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. C
AD9446-80LVDS AD-AD9446-80LVDS Datasheet
959Kb / 36P
   16-Bit, 80/100 MSPS ADC
REV. 0
AD7671 AD-AD7671 Datasheet
590Kb / 25P
   16-Bit, 1 MSPS CMOS ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com