Three-PLL General Purpose FLASH
Programmable Clock Generator
CY22381
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
, CA 95134
•
408-943-2600
Document #: 38-07012 Rev. *D
Revised October 13, 2004
Features
• Three integrated phase-locked loops
• Ultra-wide divide counters (eight-bit Q, eleven-bit P, and
seven-bit post divide)
• Improved linear crystal load capacitors
• Flash programmability
• Field programmability
• Low-jitter, high-accuracy outputs
• Power-management options (Shutdown, OE, Suspend)
• Configurable crystal drive strength
• Frequency select option via external LVTTL Input
• 3.3V operation
• Eight-pin SOIC package
• CyClocks RT™ support
Benefits
• Generates up to three unique frequencies on three
outputs up to 200 MHz from an external source.
Functional upgrade for current CY2081 family.
• Allows for 0 ppm frequency generation and frequency
conversion under the most demanding applications
• Improves frequency accuracy over temperature, age,
process, and initial offset
• Non-volatile programming enables easy customi-
zation, ultra-fast turnaround, performance tweaking,
design timing margin testing, inventory control, lower
part count, and more secure product supply. Can also
be programmed multiple times which reduces
programming errors and provides an easy upgrade
path for existing designs
• In-house programming of samples and prototype
quantities is available using the CY3672 FTG devel-
opment Kit. Production quantities are available through
Cypress’s value-added distribution partners or by
using third party programmers from BP Microsystems,
HiLo Systems, and others.
• Performance suitable for high-end multimedia, commu-
nications, industrial, A/D converters, and consumer
applications
• Supports numerous low-power application schemes
and reduces EMI by allowing unused outputs to be
turned off
• Adjust crystal drive strength for compatibility with
virtually all crystals
• External frequency select option for PLL1, CLKA, and
CLKB
• Industry standard supply voltage
• Industry standard packaging saves on board space
• Easy-to-use software support for design entry
Logic Block Diagram
XTALIN
XTALOUT
FS/SUSPEND
SHUTDOWN/OE
CONFIGURATION
FLASH
OSC.
PLL1
11-BIT P
8-BIT Q
PLL2
11-BIT P
8-BIT Q
PLL3
11-BIT P
8-BIT Q
4 × 3
Switch
Crosspoint
Divider
7-BIT
Divider
7-BIT
Divider
7-BIT
CLKA
CLKB
CLKC
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
