Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V201L15PFI Datasheet(PDF) 9 Page - Integrated Device Technology

Part # IDT72V201L15PFI
Description  3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V201L15PFI Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button IDT72V201L15PFI Datasheet HTML 5Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 6Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 7Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 8Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 9Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 10Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 11Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 12Page - Integrated Device Technology IDT72V201L15PFI Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 14 page
background image
9
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
tDS
D0 (First Valid Write)
tSKEW1
D0
D1
D3
D2
D1
tENS
tFRL
(1)
tREF
tA
tOLZ
tOE
tA
WCLK
D0 - D8
WEN2
(If Applicable)
RCLK
EF
REN1,
REN2
Q0 - Q8
OE
WEN1
4092 drw09
tENS
tENS
NOTE:
1.
When tSKEW1
≥ minimum specification, tFRL = tCLK + tSKEW1
When tSKEW1 < minimum specification, tFRL = 2tCLK + tSKEW1 or tCLK + tSKEW1
The Latency Timings apply only at the Empty Boundary (
EF = LOW).
Figure 7. First Data Word Latency Timing
tENH
tENS
NO OPERATION
tOLZ
VALID DATA
tSKEW1
(1)
tCLK
tCLKH
tCLKL
tREF
tREF
tA
tOE
tOHZ
RCLK
REN1,
REN2
EF
Q0 - Q8
OE
WCLK
WEN1
WEN2
4092 drw08
NOTE:
1. tSKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge for
EF to change during the current clock cycle. If the time between
the rising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then
EF may not change state until the next RCLK edge.
Figure 6. Read Cycle Timing


Similar Part No. - IDT72V201L15PFI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V201 IDT-IDT72V201 Datasheet
285Kb / 14P
   3.3 VOLT CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72V201 RENESAS-IDT72V201 Datasheet
349Kb / 15P
   3.3 VOLT CMOS SyncFIFO™
MARCH 2018
logo
Integrated Device Techn...
IDT72V201 IDT-IDT72V201_13 Datasheet
285Kb / 14P
   3.3 VOLT CMOS SyncFIFO
More results

Similar Description - IDT72V201L15PFI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72V801 RENESAS-IDT72V801 Datasheet
327Kb / 17P
   3.3 VOLT DUAL CMOS SyncFIFO™ DUAL 256 X 9, DUAL 512 X 9, DUAL 1,024 X 9, DUAL 2,048 X 9, DUAL 4,096 X 9 , DUAL 8,192 X 9
MARCH 2018
logo
Integrated Device Techn...
IDT72V81 IDT-IDT72V81_09 Datasheet
125Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9 DUAL 8,192 X 9
IDT7280 IDT-IDT7280 Datasheet
154Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9,DUAL 1,024 x 9, DUAL 2,048 x 9,DUAL 4,096 x 9, DUAL 8,192 x 9
7203L25J IDT-7203L25J Datasheet
311Kb / 10P
   CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
IDT72V81 IDT-IDT72V81 Datasheet
98Kb / 11P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
logo
Integrated Device Techn...
IDT7202 IDT-IDT7202 Datasheet
144Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
7201LA20DB IDT-7201LA20DB Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com