Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DM54L73 Datasheet(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. DM54L73
Description  Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Download  4 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo 

DM54L73 Datasheet(HTML) 1 Page - National Semiconductor (TI)

   
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
TLF6630
August 1989
DM54L73 Dual Master-Slave J-K Flip-Flops
with Clear and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs The J and
K data is processed by the flip-flops after a complete clock
pulse While the clock is low the slave is isolated from the
master On the positive transition of the clock the data from
the J and K inputs is transferred to the master While the
clock is high
the data from the J and K inputs are
disabled On the negative transition of the clock the data
from the master is transferred to the slave The logic states
of the J and K inputs must not be allowed to change while
the clock is high Data is transferred to the outputs on the
falling edge of the clock pulse A low logic level on the clear
input will reset the outputs regardless of the logic states of
the other inputs
Connection Diagram
Dual-In-Line Package
TLF6630 – 1
Order Number DM54L73J or DM54L73W
See NS Package Number J14A or W14B
Function Table
Inputs
Outputs
CLR
CLK
J
K
Q
Q
LX
X
X
L
H
H
LL
QO
QO
H
HL
H
L
H
LH
L
H
H
H
H
Toggle
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
e
Positive pulse data The J and K inputs must be held constant while
the clock is high Data is transferred to the outputs on the falling edge of the
clock pulse
QO e The output logic level before the indicated input conditions were
established
Toggle e Each output changes to the complement of its previous level on
each complete high level clock pulse
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A


Html Pages

1  2  3  4 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn