Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C346-30NI Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C346-30NI
Description  USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C346-30NI Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C346-30NI Datasheet HTML 1Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 2Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 3Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 4Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 5Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 6Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 7Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 8Page - Cypress Semiconductor CY7C346-30NI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
CY7C346
USE ULTRA37000TM FOR
ALL NEW DESIGNS
Document #: 38-03005 Rev. *B
Page 5 of 21
obtained since programmed data within EPROM cells is
invisible. The bit that controls this function, along with all other
program data, may be reset simply by erasing the entire
device.
The CY7C346 is fully functionally tested and guaranteed
through complete testing of each programmable EPROM bit
and
all
internal
logic
elements
thus
ensuring
100%
programming yield.
The erasable nature of these devices allows test programs to
be used and erased during early stages of the production flow.
The devices also contain on-board logic test circuitry to allow
verification of function and AC specification once encapsu-
lated in non-windowed packages.
Timing Considerations
Unless otherwise stated, propagation delays do not include
expanders. When using expanders, add the maximum
expander delay tEXP to the overall delay. Similarly, there is an
additional tPIA delay for an input from an I/O pin when
compared to a signal from straight input pin.
When calculating synchronous frequencies, use tS1 if all
inputs are on dedicated input pins. The parameter tS2 should
be used if data is applied at an I/O pin. If tS2 is greater than
tCO1, 1/tS2 becomes the limiting frequency in the data path
mode unless 1/(tWH + tWL) is less than 1/tS2.
When expander logic is used in the data path, add the appro-
priate maximum expander delay, tEXP to tS1. Determine which
of 1/(tWH + tWL), 1/tCO1, or 1/(tEXP + tS1) is the lowest
frequency. The lowest of these frequencies is the maximum
data path frequency for the synchronous configuration.
When calculating external asynchronous frequencies, use
tAS1 if all inputs are on the dedicated input pins. If any data
is applied to an I/O pin, tAS2 must be used as the required
set-up time. If (tAS2 + tAH) is greater than tACO1, 1/(tAS2 + tAH)
becomes the limiting frequency in the data path mode unless
1/(tAWH + tAWL) is less than 1/(tAS2 + tAH).
When expander logic is used in the data path, add the appro-
priate maximum expander delay, tEXP to tAS1. Determine
which of 1/(tAWH + tAWL), 1/tACO1, or 1/(tEXP + tAS1) is the
lowest frequency. The lowest of these frequencies is the
maximum data path frequency for the asynchronous config-
uration.
The parameter tOH indicates the system compatibility of this
device when driving other synchronous logic with positive
input hold times, which is controlled by the same
synchronous clock. If tOH is greater than the minimum
required input hold time of the subsequent synchronous
logic, then the devices are guaranteed to function properly
with a common synchronous clock under worst-case
environmental and supply voltage conditions.
The parameter tAOH indicates the system compatibility of this
device when driving subsequent registered logic with a
positive hold time and using the same asynchronous clock
as the CY7C346.
In general, if tAOH is greater than the minimum required input
hold time of the subsequent logic (synchronous or
asynchronous) then the devices are guaranteed to function
properly under worst-case environmental and supply voltage
conditions, provided the clock signal source is the same.
This also applies if expander logic is used in the clock signal
path of the driving device, but not for the driven device. This
is due to the expander logic in the second device’s clock
signal path adding an additional delay (tEXP) causing the
output data from the preceding device to change prior to the
arrival of the clock signal at the following device’s register.
Typical ICC vs. fMAX
Output Drive Current
400
300
200
100
1 kHz
10 kHz
100 kHz
1 MHz
MAXIMUM FREQUENCY
10 MHz
0
50 MHz
100 Hz
VCC = 5.0V
Room Temp.
01
2
3
4
VO OUTPUT VOLTAGE (V)
100
80
60
40
20
5
IOH
IOL
VCC = 5.0V
Room Temp.
0.45


Similar Part No. - CY7C346-30NI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C346(B) CYPRESS-CY7C346(B) Datasheet
87Kb / 6P
   Multiple Array Matrix High-Density EPLDs
CY7C346B CYPRESS-CY7C346B Datasheet
282Kb / 16P
   128-Macrocell MAX EPLD
CY7C346B CYPRESS-CY7C346B Datasheet
426Kb / 15P
   USE ULTRA37000 FOR ALL NEW DESIGNS
CY7C346B-25HC/HI CYPRESS-CY7C346B-25HC/HI Datasheet
426Kb / 15P
   USE ULTRA37000 FOR ALL NEW DESIGNS
CY7C346B-25HCHI CYPRESS-CY7C346B-25HCHI Datasheet
435Kb / 15P
   128-Macrocell MAX EPLD
More results

Similar Description - CY7C346-30NI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C346B-25JC CYPRESS-CY7C346B-25JC Datasheet
435Kb / 15P
   128-Macrocell MAX EPLD
CY7C346B CYPRESS-CY7C346B Datasheet
282Kb / 16P
   128-Macrocell MAX EPLD
CY7C341B CYPRESS-CY7C341B Datasheet
334Kb / 12P
   192-Macrocell MAX EPLD
CY7C344B CYPRESS-CY7C344B Datasheet
241Kb / 16P
   32-Macrocell MAX EPLD
CY7C346B CYPRESS-CY7C346B_04 Datasheet
426Kb / 15P
   USE ULTRA37000 FOR ALL NEW DESIGNS
CY7C344 CYPRESS-CY7C344 Datasheet
475Kb / 15P
   32-Macrocell MAX EPLD
CY7C343B CYPRESS-CY7C343B Datasheet
173Kb / 12P
   64-Macrocell MAX EPLD
CY7C343 CYPRESS-CY7C343 Datasheet
214Kb / 19P
   64-Macrocell MAX EPLD
CY7C342B CYPRESS-CY7C342B Datasheet
350Kb / 14P
   128-Macrocell MAX EPLDs
logo
Lattice Semiconductor
PALCE610 LATTICE-PALCE610 Datasheet
287Kb / 14P
   USE GAL DEVICES FOR NEW DESIGNS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com