Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ZN448 Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers

Part No. ZN448
Description  8-BIT MICROPROCESSOR COMPATIBLE A-D CONVERTER
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

ZN448 Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers

  ZN448 Datasheet HTML 1Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 2Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 3Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 4Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 5Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 6Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 7Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 8Page - List of Unclassifed Manufacturers ZN448 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
ZN448/9
4
After the CONVERT input goes high again the MSB decision
is made and the successive approximation routine runs to
completion.
The CONVERT pulse can be as short as 200ns; however the
MSB must be allowed to settle for at least 550ns before the
MSB decision is made. To ensure that this criterion is met
even with short CONVERT pulses the converter waits, after
the CONVERT input goes high, for a rising clock edge followed
by a falling clock edge, the MSB decision being taken on the
falling clock edge. This ensures that the MSB is allowed to
settle for at least half a clock period, or 550ns at maximum
clock frequency. The CONVERT input is not locked out during
a conversion and if it is oulsed low at any time the converter
will restart.
The
BUSY output goes high simultaneously with the LSB
decision, at the end of a conversion indicating data valid. Note
that if the three-state data outputs are enabled during a
conversion the valid data will be available at the outputs after
the rising edge of the
BUSY signal. If, however the outputs are
not enabled until after
BUSY goes high then the data will be
subject to the propagation delay of the three-state buffers.
(See under DATA OUTPUTS).
Fig.3 ZN448/9 timing diagram


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn