Electronic Components Datasheet Search |
|
CLC5623IN Datasheet(PDF) 7 Page - National Semiconductor (TI) |
|
|
CLC5623IN Datasheet(HTML) 7 Page - National Semiconductor (TI) |
7 / 12 page DC Coupled Single Supply Operation Figures 1 and 2 show the recommended non-inverting and inverting configurations for input signals that remain above 0.8V DC. Figure 1: Non-Inverting Configuration Figure 2: Inverting Configuration AC Coupled Single Supply Operation Figures 3 and 4 show possible non-inverting and invert- ing configurations for input signals that go below 0.8V DC. The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to VCC ÷2 = 2.5V (For VCC = +5V). Figure 3: AC Coupled Non-Inverting Configuration Figure 4: AC Coupled Inverting Configuration Dual Supply Operation The CLC5623 operates on dual supplies as well as single supplies. The non-inverting and inverting configu- rations are shown in Figures 5 and 6. Figure 5: Dual Supply Non-Inverting Configuration Figure 6: Dual Supply Inverting Configuration 7 http://www.national.com + - 1/3 CLC5623 Rf 0.1 µF 6.8 µF Vo Vin Rg Rt 5 6 11 4 7 V V A1 R R o in v f g == + + Vcm VCC RL Vcm Note: Rt, RL and Rg are tied to Vcm for minimum power consumption and maximum output swing. Vcm + - Rf 0.1 µF 6.8 µF Vo Vin Rb 11 Rg V V A R R o in v f g == − + Rt 5 6 Vcm VCC RL Vcm Note: Rb, provides DC bias for non-inverting input. Rb, RL and Rt are tied to Vcm for minimum power consumption and maximum output swing. Vcm Select Rt to yield desired Rin = Rt || Rg + - 1/3 CLC5623 4 7 + - Rf 0.1 µF 6.8 µF Vo Vin Rg R 11 C Cc R + VV 1 R R 2.5 o in f g =+ + low frequency cutoff 1 2R C , where: R R 2 in c in == π RRsource >> 5 6 VCC VCC 2 1/3 CLC5623 4 7 7 4 + - Rf 0.1 µF 6.8 µF Vo Vin R 11 Cc R + VV R R 2.5 o in f g =− + low frequency cutoff 1 2R C gc = π Rg 5 6 VCC VCC 2 1/3 CLC5623 + - Rf 0.1 µF 6.8 µF Vo Vin VCC 0.1 µF 6.8 µF VEE 5 6 11 + + Rg Rt V V A1 R R o in v f g == + 1/3 CLC5623 4 7 + - Rf 0.1 µF 6.8 µF Vo Vin VCC 0.1 µF 6.8 µF VEE Rg Rb 5 6 11 + + Rt Note: Rb provides DC bias for the non-inverting input. Select Rt to yield desired Rin = Rt || Rg. V V A R R o in v f g == − 1/3 CLC5623 4 7 |
Similar Part No. - CLC5623IN |
|
Similar Description - CLC5623IN |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |