|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

2015-07-0031

PT0511-2

08/18/15

11

PI4ULS3V204

4-Bit Bi-directional Level Shifter

for Open-drain and Push-pull Application

Input Driver Requirements

the device that is connected to the translator. The timing parameters listed in the data sheet assume that the output

impedance of the drivers connected to the translator is less than 50 kΩ.

Enable Input (EN)

The PI4ULS3V204 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable

high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN

Power Supply Guidelines

design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The

noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins,

along with minimizing the PCB connection traces.